Symbios[™] SYM53C140 Ultra2 SCSI Bus Expander

Technical Manual

June 1999

Version 1.0



Order Number S14006

This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

Document DB14-000087-00, First Edition (June 1999)

This document describes version 1.0 of LSI Logic Corporation's SYM53C140 Ultra2 SCSI Bus Expander and will remain the official reference source for all revisions/releases of this product until rescinded by an update.

The products in this manual are not intended for use in life-support appliances, devices, or systems. Use of these products in such applications without the written consent of the appropriate LSI Logic Corporation officer is prohibited.

To receive product literature, visit us at http://www.lsilogic.com.

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Copyright © 1998, 1999 by LSI Logic Corporation. All rights reserved.

TRADEMARK ACKNOWLEDGMENT

The LSI Logic logo design, LVDlink, Symbios, and TolerANT are trademarks or registered trademarks of LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

SR

Preface

This manual provides a description and electrical characteristics of the SYM53C140 Ultra2 SCSI Bus Expander chip that supports all combinations of Single-Ended, Low-Voltage Differential, and High-Voltage Differential SCSI bus conversions.

Audience

This manual assumes some prior knowledge of current and proposed SCSI standards. For background information, please contact:

ANSI

11 West 42nd Street New York, NY 10036 (212) 642-4900 Ask for document number X3.131-199X (SCSI-2)

Global Engineering Documents

15 Inverness Way East Englewood, CO 80112 (800) 854-7179 or (303) 397-7956 (outside U.S.) FAX (303) 397-2740 Ask for document number X3.131-1994 (SCSI-2) or X3.253 (SCSI-3 Parallel Interface)

ENDL Publications

14426 Black Walnut Court Saratoga, CA 95070 (408) 867-6642

Document names: SCSI Bench Reference, SCSI Encyclopedia, SCSI Tutor

Prentice Hall

113 Sylvan Avenue Englewood Cliffs, NJ 07632 (800) 947-7700

Preface iii

Ask for document number ISBN 0-13-796855-8, SCSI: Understanding the Small Computer System Interface

LSI Logic (Storage Components) Electronic Bulletin Board (719) 533-7235

SCSI Electronic Bulletin Board (719) 533-7950

LSI Logic World Wide Web Home Page www.lsil.com

LSI Logic Internet Anonymous FTP Site

ftp.symbios.com (204.131.200.1) Directory: /pub/symchips/scsi

Organization

This document has the following chapters and appendixes:

- Chapter 1, Introduction, contains the general information about the SYM53C140 product.
- Chapter 2, Functional Descriptions, describes the main functional areas of the chip in more detail, including the interfaces to the SCSI bus and external memory.
- Chapter 3, Specifications, contains the pin diagram, signal descriptions, electrical characteristics, AC timing diagrams, and mechanical drawing of the SYM53C140.
- Appendix A, Wiring Diagrams, contain wiring diagrams that show typical SYM53C140 usage.
- Appendix B, Glossary, contains commonly used terms and their definitions.

Revision Record

Page No.	Date	Version	Remarks
All	5/98	0.5	First draft of complete Data Manual.
All	6/99	1.0	Misc. changes / corrections for product introduction.

Contents

Chapter 1	Intro	duction		
•	1.1	Genera	al Description	1-1
		1.1.1	Applications	1-2
		1.1.2	Features	1-4
		1.1.3	Specifications	1-5
	1.2	Benefit	s of LVDlink	1-6
Chapter 2	Fund	ctional D	escriptions	
	2.1	Interfac	ce Signal Descriptions	2-1
		2.1.1	SCSI A Side and B Side Control Blocks	2-2
		2.1.2	Retiming Logic	2-4
		2.1.3	State Machine Control	2-4
		2.1.4	Precision Delay Control	2-4
		2.1.5	DIFFSENS Receiver	2-5
		2.1.6	Dynamic Transmission Mode Changes	2-5
		2.1.7	SCSI Signal Descriptions	2-6
		2.1.8	SCSI Termination	2-13
Chapter 3	Spec	cification	es e	
	3.1		Descriptions	3-1
	3.2	Electric	cal Characteristics	3-7
		3.2.1	DC Characteristics	3-7
		3.2.2	TolerANT Technology Electrical Characteristics	3-11
		3.2.3	AC Characteristics	3-15
		3.2.4	SCSI Interface Timing	3-15
	3.3	Mecha	nical Drawings	3-17
		3.3.1	SYM53C140 160-pin PQFP Mechanical	
			Drawing	3-18

Contents

Appendix A	Wirin	g Diagrams	
	A.1	SYM53C140 Wiring Diagrams	A-1
Appendix B	Gloss	sary	
	Index		
	Custo	omer Feedback	
Figures			
	1.1	SYM53C140 SCSI Bus Modes	1-1
	1.2	SYM53C140 Server Clustering	1-3
	1.3	SYM53C140 SCSI Bus Device	1-4
	2.1	SYM53C140 Block Diagram	2-2
	2.2	SYM53C140 Signal Grouping	2-6
	2.3	SCSI Termination	2-14
	3.1	SYM53C140 160-pin PQFP Pin Diagram	3-2
	3.2	SYM53C140 Functional Signal Grouping	3-3
	3.3	LVD Driver	3-8
	3.4	LVD Receiver	3-9
	3.5	External Reset Circuit	3-11
	3.6	Rise and Fall Time Test Conditions	3-13
	3.7	SCSI Input Filtering	3-13
	3.8	Hysteresis of SCSI Receivers	3-13
	3.9	Input Current as a Function of Input Voltage	3-14
	3.10	Output Current as a Function of Output Voltage	3-14
	3.11	Clock Timing	3-15
	3.12	Input/Output Timing	3-16
	3.13	SYM53C140 160 Pin PQFP (PF) Mechanical Drawing	3-18
	A.1	SYM53C140 Wiring Diagram 1 of 4	A-2
Tables			
	1.1	Types of Operation	1-2
	1.2	SCSI Bus Distance Requirements	1-3
	1.3	Transmission Mode Distance Requirements	1-4

vi Contents

2.1	DIFFSENS Voltage Levels	2-5
2.2	Direction Control Signal Polarities	2-11
2.3	HVD_MODE Control Signal Polarity	2-11
2.4	RESET/ Control Signal Polarity	2-12
2.5	Mode Sense Control Voltage Levels	2-12
2.6	WS_ENABLE Signal Polarity	2-13
2.7	XFER_ACTIVE Signal Polarity	2-13
3.1	SCSI A Side Interface Pins	3-4
3.2	SCSI B Side Interface Pins	3-5
3.3	Chip Interface Control Pins	3-5
3.4	Power and Ground Pins	3-6
3.5	Absolute Maximum Stress Ratings	3-7
3.6	Operating Conditions	3-8
3.7	LVD Driver SCSI Signals — B_SD[15:0], B_SDP[1:0],	
	B_SCD ,B_SIO ,B_SMSG ,B_SREQ ,B_SACK ,	
	B_SBSY ,B_SATN ,B_SSEL ,B_SRST	3-8
3.8	LVD Receiver SCSI Signals — B_SD[15:0],B_SDP[1:0],	
	B_SCD ,B_SIO ,B_SMSG ,B_SREQ ,B_SACK ,	
	B_SBSY ,B_SATN ,B_SSEL ,B_SRST	3-9
3.9	DIFFSENS SCSI Signal	3-9
3.10	Input Capacitance	3-9
3.11	Bidirectional SCSI Signals — A_SD[15:0]/, A_SDP[1:0]/,	
	A_SREQ/, A_SACK/, B_SD[15:0] ,B_SDP[1:0] ,	
	B_SREQ ,B_SACK	3-10
3.12	Bidirectional SCSI Signals — A_SCD/, A_SIO/, A_SMSG/,	
	A_SBSY/, A_SATN/, A_SSEL/, A_SRST/, B_SCD ,	2.40
0.40	B_SIO ,B_SMSG ,B_SBSY ,B_SATN ,B_SSEL ,B_SRST	3-10
3.13	Input Control Signals — CLOCK, RESET/, WS_ENABLE	3-10
3.14	Output Control Signals — BSY_LED, XFER_ACTIVE	3-11
3.15	TolerANT Technology Electrical Characteristics	3-11
3.16	Clock Timing	3-15
3.17	Input Timing	3-15
3.18	Output Timing	3-16

Contents vii

Chapter 1 Introduction

1.1 General Description

The SYM53C140 Ultra2 SCSI Bus Expander is a single chip solution allowing the extension of SCSI device connectivity and/or cable length limits. A SCSI bus expander couples bus segments together without any impact to the SCSI protocol, software, or firmware. The SYM53C140 Ultra2 SCSI Bus Expander connects Single-Ended (SE) Ultra, Low-Voltage Differential (LVD) Ultra2 or High-Voltage Differential (HVD) peripherals together in any combination.

The SYM53C140 is capable of supporting any combination of bus mode SE, HVD, or LVD on either the A or B Side port. This provides the system designer with maximum flexibility in designing SCSI backplanes to accommodate any SCSI bus mode.

Figure 1.1 SYM53C140 SCSI Bus Modes




Figure 1.1 shows the three SCSI bus modes available on the A or B Side. LVDlink[™] transceivers provide the multimode LVD, SE, or HVD capability. The SYM53C140 operates either as a expander or converter. In both SCSI Bus Expander and Converter modes, cable segments are electrically isolated from each other. This feature maintains the signal integrity of each cable segment.

As shown in Table 1.1, the SYM53C140 operates in all modes: single-ended, low-voltage differential, and high-voltage differential.

Table 1.1 Types of Operation

Signal Type	Mode	Speed		
LVD to LVD	Repeater	Ultra2		
HVD to HVD ¹	Repeater	Ultra		
SE to SE	Repeater	Ultra		
Or any combination above for Repeater.				
LVD to HVD ¹	Converter	Ultra		
LVD to SE	Converter	Ultra		
HVD ¹ to SE	Converter	Ultra		
Or any combination above for Converter.				

All HVD requires external differential transceivers and terminations.

The SYM53C140 provides additional control capability through the pin level electrical isolation mode. This feature permits logical disconnection of both the A Side bus and the B Side bus without disrupting SCSI transfers currently in progress. For example, devices on the logically disconnected B Side can be swapped out while the A Side bus remains active.

The SYM53C140 is based on bus expander technology resulting in some signal filtering and re-timing to maintain signal skew budgets. The SYM53C140 is independent of software.

1.1.1 Applications

- Server clustering environments
- Expanders creating distinct SCSI cable segments which are electrically isolated from each other

Figure 1.2 SYM53C140 Server Clustering




Figure 1.2 demonstrates how SCSI bus expanders are used to couple bus segments together without any impact of the SCSI protocol or software. Configurations that use the SYM53C140 SCSI Bus Expander in the Ultra2 mode (LVD to LVD) allow the system designer to take advantage of the inherent cable distance, device connectivity, data reliability, and increased transfer rate benefits of LVD signaling with Ultra2 SCSI peripherals.

In Figure 1.2 example, the SYM53C140 is configured as a three port expander board. This configuration allows segments A and B to be treated as a point-to-point segment. Segment C is treated as a load segment with at least 8 inches between every node. Table 1.2 shows the various distance requirements for each SCSI bus mode.

Table 1.2 SCSI Bus Distance Requirements

Segment	Mode	Length Limit
A, B	LVD (Ultra2)	25 meters
	SE (Ultra)	20 meters
	HVD (Ultra)	25 meters
Segment C	LVD (Ultra2)	12 meters
	SE (Ultra)	1.5 meters
	HVD (Ultra)	25 meters

In the second example, Figure 1.3, the SYM53C140 is cascaded to achieve four distinct SCSI segments. Segments A and D can be treated as point-to-point segments. Segments B and C are treated as load segments with at least 8 inch spacing between every node. Table 1.3 shows the various distance requirements for each transmission mode.

Figure 1.3 SYM53C140 SCSI Bus Device




Table 1.3 Transmission Mode Distance Requirements

Segment	Mode	Length Limit
A, D	LVD (Ultra2)	25 meters
	SE (Ultra)	20 meters
	HVD (Ultra)	25 meters
B, C	LVD (Ultra2)	12 meters
	SE (Ultra)	1.5 meters
	HVD (Ultra)	25 meters

1.1.2 Features

- A flexible SCSI bus expander that supports any combination of Low-Voltage Differential (LVD), Single-Ended (SE), or High-Voltage Differential Transceivers (HVD)
- Creates distinct SCSI bus segments that are electrically isolated from each other

- Integrated LVDlink transceivers for direct attachment to either LVD, SE, or HVD bus segments
- Operates as a SCSI Bus Expander
 - LVD to LVD (Ultra2 SCSI)
 - HVD to HVD (Ultra SCSI)
 - SE to SE (Ultra SCSI)
- Operates as a SCSI Bus Converter
 - LVD to HVD (Ultra SCSI)
 - LVD to SE (Ultra SCSI)
 - HVD to SE (Ultra SCSI)
- Targets and initiators may be located on either the A or B Side of the device
- Accepts any asynchronous or synchronous transfer speed up to Ultra2 SCSI (for LVD to LVD mode only)
- Supports dynamic addition/removal of SCSI bus segments via the electrical isolation mode
- Does not consume a SCSI ID
- Propagates the RESET/ signal from one side to the other regardless of the SCSI bus state
- Notifies initiator(s) of changes in transmission mode (SE/LVD/HVD) on A or B side segments via SCSI bus RESET
- SCSI Busy LED driver for activity indicator
- Up to four SYM53C140s may be cascaded
- Completely independent of software

1.1.3 Specifications

- 40 MHz Input Clock
- 160-pin Plastic Quad Flat Pack (PQFP)
- Compliant with the SCSI Parallel Interconnect 2(SPI-2)
- Compliant with SCSI Enhanced Parallel Interface (EPI) Specifications

1.2 Benefits of LVDlink

The SYM53C140 supports Low-Voltage Differential (LVD) technology for SCSI, a signaling technology that increases the reliability of SCSI data transfers over longer distances than those supported by single-ended SCSI technology. The low current output of LVD allows the I/O transceivers to be integrated directly onto the chip. LVD provides the reliability of High-Voltage Differential (HVD) SCSI technology without the added cost of external differential transceivers. LVD allows a longer SCSI cable and more devices on the bus. LVD provides a long-term migration path to even faster SCSI transfer rates without compromising signal integrity, cable length, or connectivity.

For backward compatibility to existing single-ended devices, the SYM53C140 features multimode LVDlink transceivers that can switch between LVD and single-ended modes.

- Integrated LVDlink Multimode transceivers
 - Supports single-ended, LVD, or HVD technology (HVD must have external transceivers)
 - Allows greater device connectivity and longer cable length
 - LVDlink transceivers save the cost of external differential transceivers
 - Supports a long-term performance migration path

Chapter 2 Functional Descriptions

2.1 Interface Signal Descriptions

The SYM53C140 has no programmable registers, and therefore, no software requirements. SCSI control signals control all SYM53C140 functions. This chapter describes all signals, their groupings and their functions. Figure 2.1 shows a block diagram of the SYM53C140 device divided into the following blocks:

- A Side SCSI Control Block
 - LVD, SE, and HVD Drivers and Receivers
- B Side SCSI Control Block
 - LVD, SE, and HVD Drivers and Receivers
- Retiming Logic
- Precision Delay Control
- State Machine Control




Figure 2.1 SYM53C140 Block Diagram

In its simplest form, the SYM53C140 passes data and parity from a source bus to a load bus. The side asserting, deasserting, or releasing the SCSI signals is the source side. The model of the SYM53C140 is pieces of wire that allow corresponding SCSI signals to flow from one side to the other side. The SYM53C140 needs to know which signals are being driven by another device so it can enable the proper drivers to pass the signals along. In addition, the SYM53C140 does some signal retiming to maintain the signal skew budget from the source bus to the load bus as if the source was a local bus member.

2.1.1 SCSI A Side and B Side Control Blocks

The SCSI A Side pins are connected internally to the corresponding SCSI B Side pins, forming bidirectional connections to the SCSI bus.

In the LVD/LVD mode, the SCSI A Side and B Side control blocks connect to both targets and initiators and accept any asynchronous or synchronous data transfer rates up to the 80 Mbytes/s rate of Wide Ultra2 SCSI. TolerANT® and LVDlink technologies are part of both the A Side and B Side control blocks.

2.1.1.1 SYM53C140 Requirements for Synchronous Negotiation

The SYM53C140 builds a table of information regarding devices on the bus in on-chip RAM. The SDTR and WDTR information for each device is taken from the MSG byte during negotiation. For all devices in the configuration to communicate accurately with each other through the SYM53C140 at Ultra2 (Fast 40) rates, it is necessary for a complete synchronous negatiation to take place between the initatiator(s) and target(s) prior to any data transfer. Otherwise, the SYM53C140 defaults to Fast 20 rates.

2.1.1.2 TolerANT Technology

In the single-ended mode, the SYM53C140 features TolerANT technology, which includes active negation on the SCSI drivers and input signal filtering on the SCSI receivers. Active negation causes the SCSI Request, Acknowledge, Data, and Parity signals to be actively driven HIGH rather than passively pulled up by terminators.

TolerANT receiver technology improves data integrity in unreliable cabling environments, where other devices would be subject to data corruption. TolerANT receivers filter the SCSI bus signals to eliminate unwanted transitions without the long signal delays associated with RC-type input filters. This improved driver and receiver technology helps eliminate double clocking of data, the single biggest reliability issue with SCSI operations.

The benefits of TolerANT technology include increased immunity to noise on the deasserting signal edge, better performance due to balanced duty cycles, and improved SCSI transfer rates. In addition, TolerANT SCSI devices prevent glitches on the SCSI bus at power-up or power-down, so other devices on the bus are also protected from data corruption.

2.1.1.3 LVDlink Technology

To support greater device connectivity and longer SCSI cables, the SYM53C140 features LVDlink technology, the LSI Logic implementation of multimode LVD SCSI. LVDlink transceivers provide the inherent reliability of differential SCSI, and a long-term migration path of faster SCSI transfer rates.

LVDlink technology is based on current drive. Its low output current reduces the power needed to drive the SCSI bus. Therefore, the I/O drivers can be integrated directly onto the chip. This reduces the cost and complexity compared to traditional (high power) differential designs. LVDlink lowers the amplitude of noise reflections and allows higher transmission frequencies.

The LVDlink transceivers in side A and side B operate in the LVD, HVD (external differential transceivers), or single-ended modes. The SYM53C140 automatically detects the type of signal connected, based on the voltages detected by A DIFFSENS and B DIFFSENS.

2.1.2 Retiming Logic

The SCSI signals, as they propagate from one side of the SYM53C140 to the other side, are processed by logic circuits that re-time the bus signals, as needed, to guarantee or improve the required SCSI timings. The logic circuitry is governed by the State Machine Controls that keep track of SCSI phases, the location of initiator and target devices, and various timing functions. In addition, the logic circuitry contains numerous delay elements that are periodically calibrated by the Precision Delay Control block in order to guarantee specified timing such as output pulse widths, setup and hold times, and others.

2.1.3 State Machine Control

The State Machine Control keeps track of the SCSI bus phase protocol and other internal operating conditions. This block provides signals to the Retiming Logic that identify how to properly handle SCSI bus signal retiming and protocol, based on observed bus conditions.

2.1.4 Precision Delay Control

The Precision Delay Control block provides calibration information to the precision delay elements in the Retiming Logic block in order to maintain precise timing as signals propagate through the device. As the SYM53C140 operating conditions (such as voltage and temperature) vary over time, the Precision Delay Control block will periodically update the delay settings in the Retiming Logic to maintain constant and precise control over bus timing.

2.1.5 DIFFSENS Receiver

The SYM53C140 contains LVD DIFFSENS Receivers that detect the voltage level on the A Side or B Side DIFFSENS lines to inform the SYM53C140 of the transmission mode being used by the SCSI buses. The LVD DIFFSENS Receivers are capable of detecting the voltage level of incoming SCSI signals to determine whether it is from a single-ended, LVD, or HVD device. A device will not change its present signal driver or receiver mode based on the DIFFSENS voltage levels unless a new mode is sensed continuously for at least 100 ms.

Transmission mode detection for SE, LVD, or HVD is accomplished through the use of the DIFFSENS lines. Table 2.1 shows the voltages on the DIFFSENS lines and modes they will cause.

Voltage	Mode
-0.35 to +0.5	SE
+0.7 to +1.9	LVD
+2.4 to +5.5	HVD

Table 2.1 DIFFSENS Voltage Levels

2.1.6 Dynamic Transmission Mode Changes

Any dynamic mode change (SE/LVD/HVD) on a bus segment is considered to be a catastrophic event that requires the initiator to determine whether the mode change meets the requirements for that bus segment.

The SYM53C140 supports dynamic transmission mode changes by notifying the initiator(s) of changes in transmission mode (SE/LVD/HVD) on A or B side segments via SCSI bus RESET. The DIFFSENS line is used to detect a valid mode switch on the bus segments. After the DIFFSENS state is present for 100 ms, the SYM53C140 generates a SCSI reset on the opposite bus from the one that the transmission mode change occurred on. This reset is used to inform any initiators residing on the opposite segment about the change in the transmission mode. The initiator(s) will then renegotiate synchronous transfer rates with each device on that segment to ensure that there is a valid bus segment for that mode.

2.1.7 SCSI Signal Descriptions

Figure 2.2 shows the SYM53C140 signal grouping. A description of the signal groups follow. For a description of a specific signal, see Section 3.1, "Signal Descriptions" in Chapter 3. For a signal electrical characteristics, see Section 3.2, "Electrical Characteristics" in Chapter 3. For SCSI bus signal timing, see Section 3.2.4, "SCSI Interface Timing" in Chapter 3.




Figure 2.2 SYM53C140 Signal Grouping

2.1.7.1 Data and Parity (SD and SDP)

The signals named A_SD[15:0] and A_SDP[1:0] are the data and parity signals from the A Side, and B_SD[15:0] and B_SDP[1:0] are the data and parity signals from the B Side of the SYM53C140. These signals are sent and received from the SYM53C140 via SCSI compatible drivers and receiver logic designed into the SYM53C140 interfaces. This logic provides the necessary drive, sense thresholds, and input hysteresis to function correctly in a SCSI bus environment.

The SYM53C140 receives data and parity signals and passes them from the source bus to the load bus and provides any necessary edge shifting to guarantee the skew budget for the load bus. Either side of the SYM53C140 may be the source bus or the load bus. The side that is asserting, deasserting or releasing the SCSI signals is the source side. The following steps describe the SYM53C140 data processing:

- Asserted data is accepted from the receiver logic as soon as it is received. Once the clock signal has been received, data is gated from the receiver latch.
- The path is next tested to be sure the data was not driven by the SYM53C140. This is because valid data needs to be generated by another node on the source bus to be passed through the SYM53C140 to the load bus.
- The data is then leading edge filtered. The assertion edge is held for a specified time to prevent any signal bounce. The duration is controlled by the input signal.
- 4. The next stage uses a latch to sample the signal. This provides a stable data window for the load bus.
- 5. The final step develops pull-up and pull-down controls for the SCSI I/O logic, including 3-state controls for the pull-up.
- A parallel function ensures that bus (transmission line) recovery occurs for a specified time after the last signal deassertion on each signal line.

2.1.7.2 SCSI Bus Activity LED (BSY_LED)

Internal logic is used to detect SCSI bus activity and generate a signal that will produce an active HIGH output. This output can be used to drive a LED to indicate SCSI activity.

The internal circuitry is a digital one shot that is an active HIGH with a minimum pulse width of 16 ms. The BSY_LED output current is 8 mA. This output may have an LED attached to it with the other lead of the LED grounded through a suitable resistor.

2.1.7.3 Busy Control (SBSY)

A_SBSY and B_SBSY signals are propagated from the source bus to the load bus. These signals go through the following process:

- The bus is tested to be sure the data lines were not driven by the SYM53C140. This is because valid data needs to be generated by another node on the source bus to be passed through the SYM53C140 to the load bus.
- The data is then leading edge filtered. The assertion edge is held for a specified time to prevent any signal bounce. The duration is controlled by the input signal.
- 3. The next stage has two modes. One mode simply passes data through. The other mode behaves like a large filter. The mode is selected by the current state in the SYM53C140 State Machine that tracks SCSI phases. The large filter mode is used when the Busy (SBSY) and Select (SSEL) sources switch from side to side. This output is then fed to the output driver which is a pull-down open collector only.
- 4. A parallel function ensures that bus (transmission line) recovery is available for a specified time after the last signal deassertion on each signal line.

2.1.7.4 Request and Acknowledge Control (SREQ and SACK)

A_SREQ, A_SACK, B_SREQ, and B_SACK are clock and control signals. Their signal paths contain controls to guarantee minimum pulse widths, filter edges, and does some retiming when used as data transfer clocks. SREQ and SACK have paths from the A Side to the B Side and from the B Side to the A Side. The received signal goes through the following processing steps before being sent to the opposite bus:

- The asserted input signal is sensed and forwarded to the next stage
 if the direction control permits it. The direction controls are developed
 from state machines that are driven by the sequence of bus control
 signals.
- 2. The signal must then pass the test of not being generated by the SYM53C140.
- 3. In the A Side to B Side direction, the next stage is a leading edge filter. This ensures that the output will not switch during the specified hold time after the leading edge. The duration of the input signal determines the duration of the output after the hold time. In the B Side to A Side direction, the circuit guarantees a minimum pulse width.

- 4. The next stage passes the signal if it is not a data clock. If SREQ or SACK is a data clock, it delays the leading edge to improve data output setup times. The duration is again controlled by the input signal.
- 5. The following stage is a trailing edge signal filter. When the signal deasserts, the filter will not permit any signal bounce. The output signal deasserts at the first deasserted edge of the input signal.
- 6. The last stage develops pull-up and pull-down signals with drive and 3-state control.
- A parallel function ensures that bus (transmission line) recovery occurs for a specified time after the last signal deassertion on each signal line.

2.1.7.5 Reset Control (SRST)

A_SRST and B_SRST are also passed from the source to the load bus. This output has pull-down control for an open collector driver. These reset signals are processed using the following steps:

- 1. The input signal is blocked if it is already being driven by the SYM53C140.
- The next stage is a leading edge filter. This ensures that the output will not switch during a specified time after the leading edge. The duration of the input signal then determines the duration of the output.
- 3. A parallel function ensures that bus (transmission line) recovery occurs for a specified time after the last signal deassertion on each signal line.

2.1.7.6 Control/Data, Input/Output, Message, and Attention Controls (SCD, SIO, SMSG, and SATN)

A_SCD, A_SIO, A_SMSG, A_SATN, B_SCD, B_SIO, B_SMSG and B_SATN are control signals that have the following processing steps:

- 1. The input signal is blocked if it is being driven by the SYM53C140.
- 2. The next stage is a leading edge filter. This ensures the output will not switch for a specified time after the leading edge. The duration of the input signal determines the duration of the output.

- 3. The final stage develops pull-up and pull-down controls for the SCSI I/O logic, including 3-state controls for the pull-up.
- 4. A parallel function ensures that bus (transmission line) recovery is for a specified time after the last signal deassertion on each signal line.

2.1.7.7 Select Control (SSEL)

A_SSEL and B_SSEL are control signals used during bus arbitration and selection. Whichever side asserts, SSEL propagates it to the other side. If both signals are asserted at the same time, the A Side receives SSEL and sends it to the B Side. This output has pull-down control for an open collector driver. The signal goes through the following processing steps:

- 1. The input signal is blocked if it is being driven by the SYM53C140.
- The next stage is a leading edge filter. This ensures that the output will not switch for a specified time after the leading edge. The duration of the input signal then determines the duration of the output.
- 3. A parallel function ensures that bus (transmission line) recovery occurs for a specified time after the last signal deassertion on each signal line.

2.1.7.8 Differential Direction Controls

A_SD[15:0], A_SDP[1:0], A_SBSY, A_SSEL, A_SCD, A_SIO, A_SMSG, A_SREQ, A_SACK, A_SATN, A_SRST, B_SD[15:0], B_SDP[1:0], B_SBSY, B_SSEL, B_SCD, B_SIO, B_SMSG, B_SREQ, B_SACK, B_SATN, and B_SRST are all multimode signals. The mode is controlled by the HVD_MODE input pins and the voltage is sensed at the DIFFSENS inputs.

When High-Voltage Differential signaling is selected and the DIFFSENS line sees the proper voltage input, all the minus signal leads become single-ended inputs/outputs to HVD drivers/receivers. All plus signals

become the HVD driver/receiver direction control signals. The A and B Sides are independently controlled.

Table 2.2 Direction Control Signal Polarities

Signal Level	State	Effect
LOW = 0	Deasserted	Input signals into the SYM53C140
HIGH = 1	Asserted	Drive the SYM53C140 signals onto the bus

When the single-ended mode is selected by the lack of HVD_MODE and the correct DIFFSENS voltage, the plus signal leads are internally tied to ground and the minus SCSI signals become the single-ended input/outputs.

When the Low-Voltage Differential mode is selected by the lack of HVD_MODE and the correct DIFFSENS voltage, the plus and minus signal leads are differential signal pairs.

2.1.7.9 Clock (CLOCK)

This is the 40 MHz oscillator input to the SYM53C140. It is the clock source for the protocol control state machines and timing generation logic. This clock is not used in any bus signal transfer paths.

2.1.7.10 A and B High-Voltage Differential Mode (A_HVD_MODE and B_HVD_MODE)

These inputs inform the SYM53C140 that external drivers and receivers are used in this particular application. The effect of this control is to disable the LVD and single-ended modes of operation from the corresponding port.

Table 2.3 HVD_MODE Control Signal Polarity

Signal Level	State	Effect
LOW = 0	Deasserted	SYM53C140 drivers function in single-ended or LVD mode.
HIGH = 1	Asserted	High-Voltage Differential Signals and Controls are enabled from the port.

2.1.7.11 Chip Reset (RESET/)

This general purpose chip reset is intended to force all of the internal elements of the SYM53C140 into a known state. It will bring the State Machine to an idle state and force all controls to a passive state. The minimum RESET/ input asserted pulse width is 100 ns.

The SYM53C140 also contains an internal Power On Reset (POR) function that is ORed with the chip reset pin. This eliminates the need for an external chip reset.

Table 2.4 RESET/ Control Signal Polarity

Signal Level	State	Effect
LOW = 0	Asserted	Reset is forced to all internal SYM53C140 elements.
HIGH = 1	Deasserted	SYM53C140 is not in a forced reset state.

2.1.7.12 A and B Differential Sense (A_DIFFSENS and B_DIFFSENS)

These control pins are used to determine the mode of SCSI bus signaling that will be expected.

Table 2.5 Mode Sense Control Voltage Levels

Voltage	Mode
-0.35 to +0.5	SE
+0.7 to +1.9	LVD
+2.4 to +5.5	HVD

For example, if a differential source is plugged into the B Side that has been configured to run in the differential mode and if a single-ended source is detected, then the B Side is disabled and no B Side signals will be driven. This is a protection mechanism for single-ended interfaces that are connected to differential drivers.

2.1.7.13 Warm Swap Enable (WS_ENABLE)

This input is used to remove the chip from an active bus without disturbing the current SCSI transaction (for Warm Swap). When asserted

LOW, the chip will wait until the next SCSI Bus Free state, then reset internally. Once reset, all SCSI activity will be ignored until the WS_ENABLE pin is deasserted HIGH and both SCSI busses enter the Bus Free state. As an indication that the chip is idle, or ready to be warm swapped, the XFER_ACTIVE signal will deassert LOW. An LED or some other indicator could be connected to the XFER_ACTIVE signal.

Table 2.6 WS_ENABLE Signal Polarity

Signal Level	State	Effect
HIGH = 1	Asserted	The SYM53C140 performs normal transfers through the device
LOW = 0	Deasserted	The SYM53C140 discontinues transfers through the device (off-line) upon detection of a SCSI Bus Fee state

2.1.7.14 Transfer Active (XFER_ACTIVE)

This output is an indication that the chip has finished its internal testing, the SCSI bus has entered a Bus Free state, and SCSI traffic can now pass from one bus to the other. The signal is asserted HIGH when the chip is active.

Table 2.7 XFER_ACTIVE Signal Polarity

Signal Level	State	Effect
HIGH = 1	Asserted	Indicates normal operation, transfers through the SYM53C140 are enabled
LOW = 0	Deasserted	The SYM53C140 has detected a Bus Free state do to WS_ENABLE being low disabling transfers through the device


2.1.8 SCSI Termination

The terminator networks provide the biasing needed to pull signals to an inactive voltage level, and to match the impedance seen at the end of the cable with the characteristic impedance of the cable. Terminators must be installed at the extreme ends of each SCSI segment, and only at the ends. No SCSI segment should ever have more or less than two terminators installed and active. SCSI host adapters should provide a

means of accommodating terminators. The terminators should be socketed, so they may be removed if not needed. Or, there should be a means of disabling them with software.

Multi-mode terminators are required because they provide both LVD and single-ended termination, depending on what mode of operation is detected by the DIFFSENS pins. HVD requires a different termination configuration. The use of active termination is highly recommended.

Figure 2.3 SCSI Termination



DIFFSENS connects to the SCSI bus DIFFSENS line to detect what type of devices (single-ended, LVD, or high-voltage differential) are connected to the SCSI bus. DISCNCT shuts down the terminator when it is not at the end of the bus. The disconnect pin low enables the terminator.

^{*}Use additional UCC5630 terminators to terminate the SCSI control signals and wide SCSI data byte as needed.

Chapter 3 Specifications


3.1 Signal Descriptions

The SYM53C140 is packaged in a 160-pin Plastic Quad Flat Pack (PQFP) shown in Figure 3.1. The SYM53C140 signal grouping is shown in Figure 3.2 and Tables 3.1 through 3.4 list the signal descriptions grouped by function:

- SCSI A Side Interface Pins (Table 3.1)
- SCSI B Side Interface Pins (Table 3.2)
- Chip Interface Control Pins (Table 3.3)
- Power and Ground Pins (Table 3.4)

The decoupling capacitor arrangement shown below is recommended to maximize the benefits of the internal split ground system. Capacitor values should be between 0.01 Fand 0.1 F

Figure 3.1 SYM53C140 160-pin PQFP Pin Diagram



1. NC pins are not connected.

Figure 3.2 SYM53C140 Functional Signal Grouping




Table 3.1 SCSI A Side Interface Pins

SCSI A	Pin	Туре	Description
A_SSEL+,-	91, 92	I/O	A Side SCSI bus Select control signal.
A_SBSY+,-	104, 105	I/O	A Side SCSI bus Busy control signal.
A_SRST+,-	96, 97	I/O	A Side SCSI bus Reset control signal.
A_SREQ+,-	86, 87	I/O	A Side SCSI bus Request control signal.
A_SACK+,-	100, 101	I/O	A Side SCSI bus Acknowledge control signal.
A_SMSG+,-	93, 94	I/O	A Side SCSI bus Message control signal.
A_SCD+,-	89, 90	I/O	A Side SCSI bus Control and Data control signal.
A_SIO+,-	84, 85	I/O	A Side SCSI bus Input and Output control signal.
A_SATN+,-	106, 107	I/O	A Side SCSI bus Attention control signal.
A_SDP[1:0]+,-	108, 109, 131, 132	I/O	A Side SCSI bus Data Parity signal.
A_SD[15:0]+,-	73, 74, 76–79, 82, 83, 111, 112, 114–119, 122–127, 129, 130, 134, 135, 137–142	I/O	A Side SCSI bus Data signals.
A_DIFFSENS	143	I	A Side SCSI bus Differential Sense signal.
A_HVD_MODE	145	I	A Side SCSI bus HVD Mode control signal.

Table 3.2 SCSI B Side Interface Pins

SCSI B	Pin	Туре	Description
B_SSEL+,-	18, 19	I/O	B Side SCSI bus Select control signal.
B_SBSY+,-	30, 31	I/O	B Side SCSI bus Busy control signal.
B_SRST+,-	24, 25	I/O	B Side SCSI bus Reset control signal.
B_SREQ+,-	13, 14	I/O	B Side SCSI bus Request control signal.
B_SACK+,-	28, 29	I/O	B Side SCSI bus Acknowledge control signal.
B_SMSG+,-	20, 21	I/O	B Side SCSI bus Message control signal.
B_SCD+,-	16, 17	I/O	B Side SCSI bus Control and Data control signal.
B_SIO+,-	11, 12	I/O	B Side SCSI bus Input and Output control signal.
B_SATN+,-	33, 34	I/O	B Side SCSI bus Attention control signal.
B_SDP[1:0]+,-	59, 60, 35, 36	I/O	B Side SCSI bus Data Parity signal.
B_SD[15:0]+,-	1-6, 8, 9, 39, 40, 42–47, 49, 50, 52–55, 57, 58, 61, 62, 64, 65, 67–70,	I/O	B Side SCSI bus Data signals.
B_DIFFSENS	159	I	B Side SCSI bus Differential Sense signal.
B_HVD_MODE	157	I	B Side SCSI bus HVD Mode control signal.

Table 3.3 Chip Interface Control Pins

Control	Pin	Туре	Description
RESET/	146	I	Master Reset for SYM53C140, active LOW.
WS_ENABLE	150	I/O	Enable/disable SCSI transfers through the SYM53C140.
XFER_ACTIVE	149	I/O	Transfers through the SYM53C140 are enabled/disabled.
CLOCK	147	I	Oscillator input for SYM53C140 (40 MHz).
BSY_LED	148	0	SCSI activity LED output, 8 mA.

Table 3.4 Power and Ground Pins

Power and Ground	Pin	Туре	Description
VDD _{SCSI}	10, 27, 37, 51, 66, 75, 81, 99, 113, 121, 133	I	Power supplies to the SCSI bus I/O pins.
VSS _{SCSI}	7, 15, 22, 32, 41, 48, 56, 63, 71, 72, 80, 88, 95, 102, 110, 120, 128, 136, 160	I	Ground for the SCSI bus I/O pins.
VDD _{CORE}	26, 98	I	Power supplies to the CORE logic.
VSS _{CORE}	23, 103	I	Ground for the CORE logic.
VDD _{IO}	158	I	Power supplies to the I/O logic.
VSS _{IO}	144	I	Ground for the I/O logic.
RBIAS	38	I	Receiver bias control, R = 9.76 K Ω 1%.
NC	151–156	N/A	No Connections.

Note:

- All V_{DD} pins must be supplied 3.3 V. The SYM53C140 output signals drive 3.3 V.
- If the power supplies to the VDD_{IO} and VDD_{CORE} pins in a chip testing environment are separated, either power up the pins simultaneously or power up VDD_{CORE} before VDD_{IO}. The VDD_{IO} pin must always power down before the VDD_{CORE} pin.

3.2 Electrical Characteristics

This section specifies the DC and AC electrical characteristics of the SYM53C140. These electrical characteristics are in the following four categories:

- DC Characteristics
- TolerANT Technology Electrical Characteristics
- AC Characteristics
- SCSI Interface Timing

3.2.1 DC Characteristics

Table 3.5 Absolute Maximum Stress Ratings¹

Symbol	Parameter	Min	Max	Unit	Test Conditions
T _{STG}	Storage temperature	-55	150	°C	_
V _{DD}	Supply voltage	-0.5	4.5	V	_
V _{IN}	Input Voltage	V _{SS} - 0.3	V _{DD} + 0.3	V	_
I _{LP} ²	Latch-up current	± 150	_	mA	_
ESD	Electrostatic discharge	_	2K	V	MIL-STD 883C, Method 3015.7

Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those indicated in the Operating Conditions section of the manual is not implied.

^{2. -2} V < VPIN < 8 V.

Table 3.6 Operating Conditions¹

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{DD}	Supply voltage	3.13	3.47	V	_
I _{DD}	Supply current (dynamic SE)	-	130	mA	_
	Supply current (dynamic LVD)	_	600	mA	RBIAS = 9.76 KΩ 1% V_{DD} = 3.3 V
	Supply current (static)	_	1	mA	_
T _A	Operating free air	0	70	°C	-
θ_{JA}	Thermal resistance (junction to ambient air)	_	35	°C/ W	_

Conditions that exceed the operating limits may cause the device to function incorrectly.

Table 3.7 LVD Driver SCSI Signals — B_SD[15:0], B_SDP[1:0], B_SCD, B_SIO, B_SMSG, B_SREQ, B_SACK, B_SBSY, B_SATN, B_SSEL, B_SRST^T

Symbol	Parameter	Min	Max	Units	Test Conditions
l _O +	Source (+) current	7	12	mA	Asserted state
I _O -	Sink (-) current	-7	-12	mA	Asserted state
I _O +	Source (+) current	-3.5	-6	mA	Negated state
I _O -	Sink (-) current	3.5	6	mA	Negated state
l _{OZ}	3-state leakage	-20	20	μΑ	_

^{1.} $V_{CM} = 0.7 - 1.8 \text{ V}$, $R_L = 0 - 110 \Omega$, $R_{bias} = 9.76 \text{ K}\Omega$.

Figure 3.3 LVD Driver




Table 3.8 LVD Receiver SCSI Signals — B_SD[15:0], B_SDP[1:0], B_SCD, B_SIO, B_SMSG, B_SREQ, B_SACK, B_SBSY, B_SATN, B_SSEL, B_SRST¹

Symbol	Parameter	Min	Max	Units	Test Conditions
V _I	LVD receiver voltage asserting	60	_	mV	_
V _I	LVD receiver voltage negating	_	-60	mV	_

^{1.} V_{CM} = 0.7 - 1.8 V

Figure 3.4 LVD Receiver




Table 3.9 DIFFSENS SCSI Signal

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	High-voltage differential sense voltage	2.4	V _{DD} + 0.3	V	_
V _S	LVD sense voltage	0.7	1.9	V	_
V _{IL}	Single-ended sense voltage	V _{SS} -0.3	0.5	V	-
l _{OZ}	3-state leakage	-10	10	μА	_

Table 3.10 Input Capacitance

Symbol	Parameter	Min	Max	Unit	Test Conditions
C _I	Input capacitance of input pads	_	7	pF	_
C _{IO}	Input capacitance of I/O pads	_	10	pF	_

Table 3.11 Bidirectional SCSI Signals — A_SD[15:0]/, A_SDP[1:0]/, A_SREQ/, A_SACK/, B_SD[15:0], B_SDP[1:0], B_SREQ, B_SACK

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	1.9	V_{DD}	V	_
V _{IL}	Input low voltage	V _{SS}	1.0	V	_
V _{OH} ¹	Output high voltage	2.0	V_{DD}	V	I _{OH} = 7.0 mA
V _{OL}	Output low voltage	V _{SS}	0.5	V	48 mA
I _{OZ}	3-state leakage	-10	10	μΑ	_

^{1.} TolerANT active negation enabled.

Table 3.12 Bidirectional SCSI Signals — A_SCD/, A_SIO/, A_SMSG/, A_SBSY/, A_SATN/, A_SSEL/, A_SRST/, B_SCD, B_SIO, B_SMSG, B_SBSY, B_SATN, B_SSEL, B_SRST

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	1.9	V_{DD}	V	-
V _{IL}	Input low voltage	V _{SS}	1.0	V	-
V _{OL}	Output low voltage	V _{SS}	0.5	V	48 mA
I _{OZ}	3-state leakage	-10	10	μΑ	-

Table 3.13 Input Control Signals — CLOCK, RESET/, WS_ENABLE

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	2.0	V _{DD}	V	_
V _{IL}	Input low voltage	V _{SS}	0.8	V	_
I _{OZ}	3-state leakage	-10	10	μΑ	_

Figure 3.5 External Reset Circuit




Table 3.14 Output Control Signals — BSY_LED, XFER_ACTIVE

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{OH}	Output high voltage	2.4	V_{DD}	V	8 mA
V _{OL}	Output low voltage	V_{SS}	0.4	V	8 mA
I _{OZ}	3-state leakage	-10	10	μΑ	-

3.2.2 TolerANT Technology Electrical Characteristics

Table 3.15 TolerANT Technology Electrical Characteristics¹

Symbol	Parameter	Min	Max	Units	Test Conditions			
V _{OH} ²	Output high voltage	2.0	V _{DD} + 0.3	V	I _{OH} = 7 mA			
V _{OL}	Output low voltage	V _{SS}	0.5	V	I _{OL} = 48 mA			
V _{IH}	Input high voltage	2.0	V _{DD} + 0.3	V	_			
V _{IL}	Input low voltage	V _{SS} - 0.3	0.8	V	Referenced to V _{SS}			
V _{IK}	Input clamp voltage	-0.66	-0.77	V	$V_{DD} = 4.75;$ $I_{I} = -20 \text{ mA}$			
V _{TH}	Threshold, HIGH to LOW	1.0	1.2	V	_			
V _{TL}	Threshold, LOW to HIGH	1.4	1.6	V	_			
V_{TH} - V_{TL}	Hysteresis	300	500	mV	_			
I _{OH} ²	Output high current	2.5	24	mA	V _{OH} = 2.5 V			
(Sheet 1 of	(Sheet 1 of 2)							

Table 3.15 TolerANT Technology Electrical Characteristics¹ (Cont.)

Symbol	Parameter	Min	Max	Units	Test Conditions
I _{OL}	Output low current	100	200	mA	V _{OL} = 0.5 V
I _{OSH} ²	Short-circuit output high current	_	625	mA	Output driving low, pin shorted to V _{DD} supply ³
I _{OSL}	Short-circuit output low current	_	95	mA	Output driving high, pin shorted to V _{SS} supply
I _{LH}	Input high leakage	_	20	μА	$-0.5 < V_{DD} < V_{DD}$ 5 Max $V_{PIN} = V_{DD}3$
I _{LL}	Input low leakage	_	-20	μА	$-0.5 < V_{DD} < V_{DD}$ 5 Max $V_{PIN} = 0 \text{ V}$
R_{I}	Input resistance	20	_	ΜΩ	SCSI pins ⁴
C _P	Capacitance per pin	_	15	pF	PQFP
t _R ²	Rise time, 10% to 90%	4.0	18.5	ns	Figure 3.6
t _F	Fall time, 90% to 10%	4.0	18.5	ns	Figure 3.6
dV _H /dt	Slew rate, LOW to HIGH	0.15	0.50	V/ns	Figure 3.6
dV _L /dt	Slew rate, HIGH to LOW	0.15	0.50	V/ns	Figure 3.6
ESD	Electrostatic discharge	2	_	KV	MIL-STD-883C; 3015-7
	Latch-up	100	_	mA	_
	Filter delay	20	30	ns	Figure 3.7
	Ultra filter delay	10	15	ns	Figure 3.7
	Ultra2 filter delay	5	8	ns	Figure 3.7
	Extended filter delay	40	60	ns	Figure 3.7

^{1.} These values are guaranteed by periodic characterization; they are not 100% tested on every device.

^{2.} Active negation outputs only: Data, Parity, SREQ/, SACK/. (Minus Pins) SCSI mode only.

^{3.} Single pin only; irreversible damage may occur if sustained for one second.

^{4.} SCSI RESET pin has 10 k Ω pull-up resistor.

Figure 3.6 Rise and Fall Time Test Conditions





Figure 3.7 SCSI Input Filtering



Note: t₁ is the input filtering period.

Figure 3.8 Hysteresis of SCSI Receivers




Figure 3.9 Input Current as a Function of Input Voltage






Figure 3.10 Output Current as a Function of Output Voltage






3.2.3 AC Characteristics

The AC characteristics described in this section apply over the entire range of operating conditions (refer to DC Characteristics in this chapter). Chip timing is based on simulation at worst case voltage, temperature, and processing. The SYM53C140 requires a 40 MHz clock input.

Table 3.16 Clock Timing

Symbol	Parameter	Min	Max	Units
t ₁	Clock period	24.75	25.25	ns
t ₂	Clock low time	10	15	ns
t ₃	Clock high time	10	15	ns
t ₄	Clock rise time	1	-	V/ns

Figure 3.11 Clock Timing



3.2.4 SCSI Interface Timing


Table 3.17 Input Timing

Symbol	Parameter	Min	Max	Units
t ₁	Input data setup	1	_	ns
t ₂	Input data hold	4.75	_	ns
t ₃	Input REQ/ACK assertion pulse width	11	_	ns
t ₄	Input REQ/ACK deassertion pulse width	11	_	ns

Table 3.18 Output Timing

Symbol	Parameter	Min	Max	Units
t ₅	Output data setup	min [t ₁ + 17ns, t ₄ +5]	_	ns
t ₆	Output data hold	max [24, (t ₂ - 20), t ₃]	_	ns
t ₇	Output REQ/ACK pulse width	max [20 ns, t ₃ -5]	max [30 ns, t ₃ +5]	ns
t ₈	REQ/ACK transport delay	25 ns if REQ/ACK is clock for input data, 10 ns if not	50 ns if REQ/ACK is clock for input data, 30 ns if not	ns
t ₉	Data transport delay	6	[t ₃ +35]	ns

Figure 3.12 Input/Output Timing



3.3 Mechanical Drawings


LSI Logic component dimensions conform to a current revision of the JEDEC Publication 95 standard package outline, using ANSI 14.5Y "Dimensioning and Tolerancing" interpretations. As JEDEC drawings are balloted and updated, changes may have occurred. To ensure the use of a current drawing, the JEDEC drawing revision level should be verified. Visit www.eia.org/jedec for review of Publication 95 drawings and revision levels.

For printed circuit board land patterns that will accept LSI Logic components, it is recommended that customers refer to the IPC standards (Institute for Interconnecting and Packaging Electronic Circuits). Specification number IPC-SM-782, "Surface Mount Design and Land Pattern Standard" is an established method of designing land patterns. Feature size and tolerances are industry standards based on IPC assumptions.

3.3.1 SYM53C140 160-pin PQFP Mechanical Drawing


The SYM53C140 is packaged in a 160-pin metric Plastic Quad Flat Pack (PQFP).

Figure 3.13 SYM53C140 160 Pin PQFP (PF) Mechanical Drawing



Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code PF.

Figure 3.13 SYM53C140 Pin 160 PQFP (PF) Mechanical Drawing (Cont.)



Important:

This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code PF.

Appendix A Wiring Diagrams

A.1 SYM53C140 Wiring Diagrams

The following four pages of wiring diagrams are of a typical SYM53C140 in a evaluation test board application.

Figure A.1 SYM53C140 Wiring Diagram 1 of 4




Figure A.1 SYM53C140 Wiring Diagram 2 of 4




Figure A.1 SYM53C140 Wiring Diagram 3 of 4





Figure A.1 SYM53C140 Wiring Diagram 4 of 4



Appendix B Glossary

ACK/ Acknowledge – Driven by an initiator, ACK/ indicates an acknowledgment

or a SCSI data transfer. In the target mode, ACK/ is received as a

response to the REQ/ Signal.

ANSI American National Standards Institute.

Arbitration The process of selecting one respondent from a collection of several

candidates that request service concurrently.

Asserted A signal is asserted when it is in the state that is indicated by the name of

the signal. Opposite of negated or deasserted.

Assertion The act of driving a signal to the true state.

Asynchronous Transmission Transmission in which each byte of the information is synchronized individually through the use of Request (REQ/) and Acknowledge (ACK/)

signals.

ATN/ Attention – Driven by an initiator, indicates an attention condition. In the

target role, ATN/ is received and is responded to by entering the Message

Out Phase.

Block A block is the basic 512 byte size of storage that the storage media is

divided into. The Logical Block Address protocol uses sequential block

addresses to access the media.

BSY/ Busy – Indicates that the SCSI Bus is being used. BSY/ can be driven by

the initiator or the target device.

Bus A collection of unbroken signal lines that interconnect computer modules.

The connections are made by taps on the lines.

Bus Expander Bus expander technology permits the extension of a bus by providing

some signal filtering and retiming to maintain signal skew budgets.

Cable Skew Delay

Cable skew delay is the minimum difference in propagation time allowed between any two SCSI bus signals measured between any two SCSI

devices.

C_D/ Control/Data – Driven by a target. When asserted, indicates Control or

Data Information is on the SCSI Bus. This signal is received by the

initiator.

Connect The function that occurs when an initiator selects a target to start an

operation, or a target reselects an initiator to continue an operation.

Control Signals The set of nine lines used to put the SCSI bus into its different phases.

The combinations of asserted and negated control signals define the

phases.

Controller A computer module that interprets signals between a host and a

peripheral device. Often, the controller is a part of the peripheral device,

such as circuitry on a disk drive.

DB[7:0]/ SCSI Data Bits – These eight Data Bits (DB[7:0]/), plus a Parity Bit

(DBP/), form the SCSI Bus. DB7/ is the most significant bit and has the highest priority ID during the Arbitration Phase. Data parity is odd. Parity is always generated and optionally checked. Parity is not valid during

arbitration.

Deasserted The act of driving a signal to the false state or allowing the cable

terminators to bias the signal to the false state (by placing the driver in the

high impedance condition).

A signal is deasserted or negated when it is in the state opposite to that

which is indicated by the name of the signal. Opposite of asserted.

Device A single unit on the SCSI bus, identifiable by a SCSI address. It can be a

processor unit, a storage unit (such as a disk or tape controller or drive),

an output unit (such as a controller or printer), or a communications unit.

Differential A signaling alternative that employs differential drivers and receivers to

improve signal-to-noise ratios and increase maximum cable lengths.

Disconnect The function that occurs when a target releases control of the SCSI bus,

allowing the bus to go to the Bus Free phase.

Driver When used in the context of electrical configuration, "driver" is the

circuitry that creates a signal on a line.

External Configuration

All SCSI peripheral devices are external to the host enclosure.

External Terminator

The terminator that exists on the last peripheral device that terminates the end of the external SCSI bus.

In the context of Bus Free phase, "free" means that no SCSI device is actively using the SCSI bus and, therefore, the bus is available for use.

Host

Free

A processor, usually consisting of the central processing unit and main memory. Typically, a host communicates with other devices, such as peripherals and other hosts. On the SCSI bus, a host has a SCSI address.

Host Adapter

Circuitry that translates between a processor's internal bus and a different bus, such as SCSI. On the SCSI bus, a host adapter usually acts as an initiator.

Initiator

A SCSI device that requests another SCSI device (a target) to perform an operation. Usually, a host acts as an initiator and a peripheral device acts as a target.

Internal Configuration

All SCSI peripheral devices are internal to the host enclosure.

Internal Terminator The terminator that exists within the host that terminates the internal end of the SCSI bus.

1/0/

Input/Output – Driven by a target. I/O controls the direction of data transfer on the SCSI Bus. When active, this signal indicates input to the initiator. When inactive, this signal indicates output from the initiator. This signal is also used to distinguish between the Selection and Reselection Phases.

I/O Cycle

An I/O cycle is an Input (I/O Read) operation or Output (I/O Write) operation that accesses the PC Card's I/O address space.

Logical Unit

The logical representation of a physical or virtual device, addressable through a target. A physical device can have more than one logical unit.

Low (logical level)

A signal is at the low logic level when it is below approximately 0.5 volts.

LSB Abbreviation for Least Significant Bit or Least Significant Byte. That

> portion of a number, address or field that occurs right-most when its value is written as a single number in conventional hexadecimal or binary notation. The portion of the number having the least weight in a

mathematical calculation using the value.

LUN Logical Unit Number. Used to identify a logical unit.

Mandatory A characteristic or feature that must be present in every implementation of

the standard.

MHz MegaHertz – Measurement in millions of Hertz per second. Used as a

measurement of data transfer rate.

microsecond (µs)

One millionth of a second.

MSR Abbreviation for Most Significant Bit or Most Significant Byte. That portion

> of a number, address or field that occurs left-most when its value is written as a single number in conventional hexadecimal or binary notation. The portion of the number having the most weight in a

mathematical calculation using the value.

MSG/ Message – Driven active by a target during the Message Phase. This

signal is received by the initiator.

nanosecond

(ns)

One billionth of a second.

Negated A signal is negated or deasserted when it is in the state opposite to that

which is indicated by the name of the signal. Opposite of asserted.

Negation The act of driving a signal to the false state or allowing the cable

terminators to bias the signal to the false state.

Parity A method of checking the accuracy of binary numbers. An extra bit, called

> a parity bit, is added to a number. If even parity is used, the sum of all 1s in the number and its corresponding parity is always even. If odd parity is

used, the sum of the 1s and the parity bit is always odd.

Peripheral device

A device that can be attached to the SCSI bus. Typical peripheral devices

are disk drives, tape drives, printers, CD ROMs, or communications units.

Phase One of the eight states to which the SCSI bus can be set. During each

phase, different communication tasks can be performed.

Port A connection into a bus **Priority** The ranking of the devices on the bus during arbitration.

Protocol A convention for data transmission that encompasses timing control,

formatting, and data representation.

Receiver The circuitry that receives electrical signals on a line.

Reconnect The function that occurs when a target reselects an initiator to continue an

operation after a disconnect.

Release The act of allowing the cable terminators to bias the signal to the false

state (by placing the driver in the high impedance condition).

REQ/ Request – Driven by a target, indicates a request for a SCSI data-transfer

handshake. This signal is received by the initiator.

Reselect A target can disconnect from an initiator in order to perform a time-

consuming function, such as a disk seek. After performing the operation,

the target can "reselect" the initiator.

RESET Reset – Clears all internal registers when active. It does not assert the

SCSI RST/ signal and therefore does not reset the SCSI bus.

RST Reset – Indicates a SCSI Bus reset condition.

SCSI Address The octal representation of the unique address ([7:0]) assigned to an

SCSI device. This address is normally assigned and set in the SCSI

device during system installation.

SCSI ID (Identification) or SCSI Device ID The bit-significant representation of the SCSI address referring to one of

the signal lines DB7/ through DB0/.

SCSI Small Computer System Interface.

SCAM An acronym for SCSI Configured AutoMatically. SCAM is the new SCSI

automatic ID assignment protocol. SCAM frees SCSI users from locating and setting SCSI ID switches and jumpers. SCAM is the key part of Plug

and Play SCSI.

SEL/ Select – Used by an initiator to select a target, or by a target to reselect an

initiator.

Single-ended configuration

An electrical signal configuration that uses a single line for each signal, referenced to a ground path common to the other signal lines. The

advantage of a single-ended configuration is that it uses half the pins,

chips, and board area that differential/low-voltage differential

configurations require. The main disadvantage of single-ended configurations is that they are vulnerable to common mode noise. Also, cable lengths are limited.

Synchronous transmission

Transmission in which the sending and receiving devices operate continuously at the same frequency and are held in a desired phase relationship by correction devices. For buses, synchronous transmission is a timing protocol that uses a master clock and has a clock period.

Target A SCSI device that performs an operation requested by an initiator.

Termination The electrical connection at each end of the SCSI bus, composed of a set

of resistors.

μ**s** Microsecond. One millionth of a second.

Index

Symbol	В
μs B-6	B_SACK 2-8, 3-5
Numerics	
Numerics 160-pin Plastic Quad Flat Pack 1-5 3-state 2-7 leakage 3-10 A A_SACK 2-8, 3-4 A_SATN 2-9, 3-4 A_SBSY 2-7, 3-4 A_SCD 2-9, 3-4 A_SD[15:0] 2-6, 3-4 A_SDP[1:0] 2-6, 3-4 A_SIO 2-9, 3-4 A_SIO 2-9, 3-4 A_SREQ 2-8, 3-4 A_SREQ 2-8, 3-4 A_SREQ 2-8, 3-4 A_SRST 2-9 A_SSEL 2-10 Absolute Maximum Stress Ratings 3-7 AC characteristics 3-15 ACK B-1 Acknowledge 2-3 (ACK) 2-8 Active negation 2-3 ANSI B-1	B_SATN 2-9 B_SBSY 2-7, 3-5 B_SCD 2-9, 3-5 B_SD[15:0] 2-6, 3-5 B_SDP[1:0] 2-6, 3-5 B_SIO 2-9, 3-5 B_SMSG 2-9, 3-5 B_SREQ 2-8 B_SREQ 2-8 B_SRST 2-9 B_SSEL 2-10, 3-5 Backward compatibility 1-6 Balanced duty cycles 2-3 Bidirectional connections 2-2 SCSI Signals 3-10 Block B-1 BSY B-1 BSY_LED 2-7 Bus B-1 timing 2-4 Bus Expander B-1 Busy (BSY) 2-7 C C_D B-2
ANSI B-1 Applications 1-2 Arbitration B-1 Asserted B-1 Assertion B-1 Asynchronous transmission B-1 ATN B-1 Attention (SATN) 2-9	C_D B-2 Cable Skew Delay B-2 Calibration 2-4 Chip Reset (RESET/) 2-12 Clock (CLOCK) 2-11 signal 2-7 Timing 3-15

Connect B-2	I
Control Signals B-2	I/O B-3
Control/Data (SCD) 2-9	Cycle B-3
Controller B-2	Identification B-5
D	Initiator B-3
D	Input
Data 2-3, 2-6	capacitance 3-9
DB[7:0] B-2	I/O pads 3-9
DC Characteristics 3-7	input pads 3-9
Deasserted B-2	Control Signals 3-10
Delay settings 2-4	high voltage 3-10
Device B-2	low voltage 3-10
Differential	Timing 3-15
transceivers 1-6	Voltage 3-7
Differntial B-2	Input/Output (SIO) 2-9
DIFFSENS 2-4, 2-5, 3-9	Internal Configuration B-3
Receiver 2-5	Internal Terminator B-3
Direction Control Signal Polarities 2-11	
Disconnect B-2	L
Double clocking of data 2-3	Latch-up current 3-7
Driver B-2	Leading edge filter 2-7, 2-9
E	Load bus 2-7
E	Logical Unit B-3
Electrical Characteristics 3-7	Low (logical level) B-3
Electrostatic discharge 3-7	LSB B-4
Enable/disable SCSI transfers 3-5	LUN B-4
ESD 3-7	LVD
External Configuration B-3	DIFFSENS 2-5
External Terminator B-3	Driver SCSI Signals 3-8
_	Receiver SCSI Signals 3-9
F	LVDlink 1-6
Filter edges 2-8	Benefits 1-6
Free B-3	technology 2-4
	transceivers 1-6, 2-4
G	11011001101101, 2 4
Glitches 2-3	M
н	Mandatory B-4
	Master Reset 3-5
High-Voltage Differential SCSI 1-6	Message (SMSG) 2-9
Host B-3	MHz B-4
Adapter B-3	Microsecond B-4
HVD_MODE Control Signal Polarity 2-11	Migration path 1-6
Hysteresis 2-6	MSB B-4

IX-2

B-5 est 2-3
∃Q) <mark>2-8</mark>
lect B-5
rved B-5
T B-5
t (RST) 2-9
T/ 2-12, 3-5
ntrol Signal Polarity 2-12
ning 2-8
gic 2-1, 2-4
B-5
(2-8, 2-9
Л B-5
B-5
dress B-5
s protocol 2-4
vice ID B-5
logic 2-10
B-5
erface Timing 3-15
rallel Interconnect 2 1-5
ases 2-4
nal Description 3-4
lerANT technology 2-3
bus free state 2-13
3-5
t (SSEL) 2-10
er Clustering 1-2
l
scriptions 3-1
oupings 2-6, 3-1
ew 2-2
e-ended configuration B-5
ce bus 2-2, 2-7
Q 2-8, 2-9
. 2-10
Machine 2-8
ntrol 2-1, 2-4
ge temperature 3-7
ly voltage 3-7

Index IX-3

```
SYM53C140
  SCSI Bus Expander 1-1
Synchronous transmission B-6
Т
Target B-6
Temperature 2-4
Termination B-6
Thermal resistance 3-8
TolerANT
  Drivers and Receivers 2-3
  receiver technology 2-3
  SCSI 2-3
  Technology 2-3
    Benefits 2-3
٧
VDD_CORE 3-6
VDD_SCSI 3-6
Voltage 2-4
VSS_CORE 3-6
VSS_SCSI 3-6
W
Warm Start Enable 2-12
Wide Ultra2 SCSI 2-2
WS_ENABLE 2-12, 3-5
  Signal Polarity 2-13
Χ
XFER ACTIVE 2-13, 3-5
  Signal Polarity 2-13
```

Customer Feedback

We would appreciate your feedback on this document. Please copy the following page, add your comments, and fax it to us at the number shown.

If appropriate, please also fax copies of any marked-up pages from this document.

<u>Important:</u> Please include your name, phone number, fax number, and

company address so that we may contact you directly for

clarification or additional information.

Thank you for your help in improving the quality of our documents.

Reader's Comments

LSI Logic Corporation Technical Publications Fax your comments to:

M/S E-198

Fax: 408.433.4333

Please tell us how you rate this document: Symbios SYM53C140 Ultra2 SCSI Bus Expander. Place a check mark in the appropriate blank for each category.

	Excellent	Good	Average	raii	Poor
Completeness of information					
Clarity of information					
Ease of finding information					
Technical content					
Usefulness of examples and illustrations					
Overall manual					
What could we do to improve	e this docu	ment?			
If you found errors in this do number. If appropriate, pleas	•				
Please complete the informa directly for clarification or ad			•	contact	you
Name			_ Date _		
Telephone		Fax			
Title					
Department			Mail Sto	р	
Company Name					
Street					
City, State, Zip					

U.S. Distributors by State

A. E. W. E.

Tampa W. E.

A. E.

Georgia

Atlanta

A. E.

W. E.

Hawaii

A. E.

Idaho

A. E.

St. Petersburg

Tel: 407.657.3300

Tel: 407.740.7450

Tel: 800.395.9953

Tel: 813.507.5000

Tel: 770.623.4400

Tel: 800.876.9953

Tel: 800.851.2282

Tel: 801.266.2022

A. E. Avnet Electronics	Illinois	New Jersey	Texas
W. E. Wyle Electronics	North/South	North/South	Austin
· ·	A. E. Tel: 847.797.7300	A. E. Tel: 201.515.1641	A. E. Tel: 512.219.3700
Alabama	Tel: 314.291.5350	Tel: 609.222.6400	W. E. Tel: 800.365.9953
Huntsville	Chicago	Oradell	Dallas
A. E. Tel: 205.837.8700	W. E. Tel: 800.853.9953	W. E. Tel: 201.261.3200	A. E. Tel: 214.553.4300
W. E. Tel: 800.964.9953		Pine Brook	W. E. Tel: 800.955.9953
	Indiana	W. E. Tel: 800.862.9953	El Paso
Alaska	Indianapolis		A. E. Tel: 800.526.9238
A. E. Tel: 800.332.8638	A. E. Tel: 317.575.3500	New Mexico	Houston
	W. E. Tel: 888.358.9953	Albuquerque	A. E. Tel: 713.781.6100
Arizona		A. E. Tel: 505.293.5119	W. E. Tel: 800.888.9953
Phoenix	lowa		Rio Grande Valley
A. E. Tel: 602.736.7000	Cedar Rapids	New York	A. E. Tel: 210.412.2047
W. E. Tel: 800.528.4040	A. E. Tel: 319.393.0033	Long Island	71. 2. 101. 210. 412.2047
Tucson	Kansas	A. E. Tel: 516.434.7400	Utah
A. E. Tel: 520.742.0515	Kansas City	W. E. Tel: 800.861.9953	Draper
0-1161-		Rochester	W. E. Tel: 800.414.4144
California	A. E. Tel: 913.663.7900	A. E. Tel: 716.475.9130	Salt Lake City
Irvine	Kentucky	W. E. Tel: 800.319.9953	A. E. Tel: 801.365.3800
A. E. Tel: 949.789.4100	Central/Northern/ Western	Syracuse	W. E. Tel: 800.477.9953
W. E. Tel: 800.626.9953	A. E. Tel: 800.984.9503	A. E. Tel: 315.453.4000	
Los Angeles	Tel: 800.767.0329		Vermont
A. E. Tel: 818.594.0404	Tel: 800.829.0146	North Carolina	A. E. Tel: 800.272.9255
W. E. Tel: 800.288.9953	161. 000.023.0140	Raleigh	
Sacramento	Louisiana	A. E. Tel: 919.872.0712	Virginia
A. E. Tel: 916.632.4500	North/South	W. E. Tel: 800.560.9953	A. E. Tel: 800.638.5988
W. E. Tel: 800.627.9953	A. E. Tel: 800.231.0253	North Dakota	Washington
San Diego	Tel: 800.231.5575		Washington Seattle
A. E. Tel: 619.571.7540		A. E. Tel: 800.829.0116	
W. E. Tel: 800.829.9953	Maine	Ohio	
San Jose	A. E. Tel: 800.272.9255	Cleveland	W. E. Tel: 800.248.9953
A. E. Tel: 408.435.3500		A. E. Tel: 216.498.1100	West Virginia
Santa Clara	Maryland	W. E. Tel: 800.763.9953	A. E. Tel: 800.638.5988
W. E. Tel: 800.866.9953	Baltimore	Dayton	71. 2. 101. 000.000.0000
Woodland Hills	A. E. Tel: 410.720.3400	A. E. Tel: 614.888.3313	Wisconsin
A. E. Tel: 818.594.0404	W. E. Tel: 800.863.9953	W. E. Tel: 800.763.9953	Milwaukee
	Massachusetts	VV. E. 161. 000.703.3333	A. E. Tel: 414.513.1500
Colorado	Boston	Oklahoma	W. E. Tel: 800.867.9953
Denver		Tulsa	
A. E. Tel: 303.790.1662		A. E. Tel: 918.459.6000	Wyoming
W. E. Tel: 800.933.9953	W. E. Tel: 800.444.9953		A. E. Tel: 800.332.9326
Connecticut	Michigan	Oregon	
Chesire	Detroit	Portland	
A. E. Tel: 203.271.5700	A. E. Tel: 313.416.5800	A. E. Tel: 503.526.6200	
	W. E. Tel: 888.318.9953	W. E. Tel: 800.879.9953	
Wallingford W. E. Tel: 800.605.9953	Grandville		
W. E. Tel: 800.605.9953	A. E. Tel: 616.531.0345	Pennsylvania	
Delaware	A. L. 161. 010.331.0343	Pittsburgh	
North/South	Minnesota	A. E. Tel: 412.281.4150	
A. E. Tel: 800.526.4812	Minneapolis	Philadelphia	
Tel: 800.638.5988	A. E. Tel: 612.881.2600	A. E. Tel: 800.526.4812	
101. 000.000.0000	W. E. Tel: 800.860.9953	W. E. Tel: 800.871.9953	
Florida		Phodo Island	
Fort Lauderdale	Mississippi	Rhode Island	
A. E. Tel: 305.484.5482	A. E. Tel: 800.633.2918	A. E. 800.272.9255	
W. E. Tel: 800.568.9953		South Carolina	
Orlando	Missouri	A. E. Tel: 919.872.0712	
A F Tel: 407 657 3300	St. Louis	7. L. 161. 515.072.0712	

Nebraska

A. E.

A. E.

A. E.

W. E.

Nevada

Las Vegas

Tel: 314.291.5350

Tel: 800.332.4375

Tel: 800.528.8471

Tel: 702.765.7117

Montana ^Δ E. Tel: 800.526.1741

New Hampshire A. E. Tel: 800.272.9255

South Dakota

Tennessee

East/West

A. E.

A. E.

Tel: 800.829.0116

Tel: 800.241.8182

Tel: 800.633.2918

Sales Offices and Design **Resource Centers**

LSI Logic Corporation Corporate Headquarters Tel: 408.433.8000 Fax: 408.433.8989

NORTH AMERICA

California

Irvine

Tel: 949.553.5600 Fax: 949.474.8101

> Pleasanton Design Center Tel: 925.730.8800 Fax: 925.730.8700

San Diego Tel: 619.613.8300 Fax: 619.613.8350

Wireless Design Center Tel: 619.350.5560 Fax: 619.350.0171

Silicon Valley Tel: 408.433.8000 Fax: 408.954.3353

Colorado

Boulder Tel: 303.447.3800

Fax: 303.541.0641 Florida

Boca Raton Tel: 561.989.3236

Fax: 561.989.3237

Georgia Roswell

Tel: 770.641.8001 Fax: 770.641.8005

Illinois

Schaumburg Tel: 847.995.1600 Fax: 847.995.1622

Kentucky

Bowling Green Tel: 502.793.0010 Fax: 502.793.0040

Maryland

Bethesda Tel: 301.897.5800 Fax: 301.897.8389

Massachusetts

Waltham

Tel: 781.890.0180 Fax: 781.890.6158

Minnesota Minneapolis

Tel: 612.921.8300 Fax: 612.921.8399

New Jersey

Edison

Tel: 732.549.4500 Fax: 732.549.4802

New York Fairport

Tel: 716.218.0020 Fax: 716.218.9010

North Carolina

Raleigh Tel: 919.785.4520

Fax: 919.783.8909

Oregon

Beaverton Tel: 503.645.0589 Fax: 503.645.6612

Texas

Tel: 512.388.7294 Fax: 512.388.4171

Dallas

Tel: 972.503.3205 Fax: 972.503.2258

♦ Tel: 972.244.5000 Fax: 972.244.5001

Houston

Tel: 281.379.7800 Fax: 281.379.7818

Washington

Issaquah Tel: 425.837.1733 Fax: 425.837.1734

Canada Ontario

Ottawa

Tel: 613.592.1263 Fax: 613.592.3253

Tel: 416.620.7400 Fax: 416 620 5005

Quebec

Toronto

Montreal

Tel: 514.694.2417 Fax: 514.694.2699

INTERNATIONAL

Australia

New South Wales Reptechnic Pty Ltd

Tel: 612.9953.9844 Fax: 612.9953.9683

China

Beijing LSI Logic International Services Inc Tel: 86.10.6804.2534

Fax: 86.10.6804.2521

France Paris

LSI Logic S.A. Immeuble Europa

Tel: 33.1.34.63.13.13 Fax: 33.1.34.63.13.19

Germany Munich

LSI Logic GmbH Tel: 49.89.4.58.33.0

Fax: 49.89.4.58.33.108

Stuttgart

Tel: 49.711.13.96.90 Fax: 49.711.86.61.428

Hong Kong

Hong Kong **AVT Industrial Ltd** Tel: 852.2428.0008 Fax: 852.2401.2105

India

Bangalore Spike Technologies India

Private Ltd

Tel: 91.80.664.5530 Fax: 91.80.664.9748

Israel

Ramat Hasharon LSI Logic

Tel: 972.3.5.480480 Fax: 972.3.5.403747

Netanva

VLSI Development Centre Tel: 972.9.657190 Fax: 972.9.657194

Italy

Milano

LSI Logic S.P.A. Tel: 39.039.687371 Fax: 39.039.6057867

Japan

Tokyo LSI Logic K.K.

Tel: 81.3.5463.7821 Fax: 81.3.5463.7820

Osaka

Tel: 81.6.947.5281 Fax: 81.6.947.5287

Korea

Seoul

LSI Logic Corporation of Korea

Ltd

Tel: 82.2.528.3400 Fax: 82.2.528.2250

The Netherlands Eindhoven

LSI Logic Europe Ltd Tel: 31.40.265.3580 Fax: 31.40.296.2109

Singapore Singapore

LSI Logic Pte Ltd

Tel: 65.334.9061 Fax: 65.334.4749

> Tel: 65.835.5040 Fax: 65.732.5047

Sweden Stockholm LSI Logic AB

Tel: 46.8.444.15.00 Fax: 46.8.750.66.47

Switzerland

Brugg/Biel LSI Logic Sulzer AG Tel: 41.32.536363 Fax: 41.32.536367

Taiwan

Taipei

LSI Logic Asia-Pacific

Tel: 886.2.2718.7828 Fax: 886.2.2718.8869

Avnet-Mercuries Corporation, Ltd

Tel: 886.2.2503.1111 Fax: 886.2.2503.1449

Jeilin Technology Corporation, Ltd Tel: 886.2.2248.4828

Fax: 886.2.2242.4397

Lumax International Corporation, Ltd Tel: 886.2.2788.3656

Fax: 886.2.2788.3568 **Prospect Technology**

Corporation, Ltd Tel: 886.2.2721.9533

Fax: 886.2.2773.3756

United Kingdom Bracknell

LSI Logic Europe Ltd ♦ Tel: 44.1344.426544 Fax: 44.1344.481039

♦ Sales Offices with Design Resource Centers