

**MEMORY****CMOS****2 M × 8 BITS****HYPER PAGE MODE DYNAMIC RAM****MB81V17805A-60/60L/-70/70L****CMOS 2,097,152 × 8 BITS Hyper Page Mode Dynamic RAM****DESCRIPTION**

The Fujitsu MB81V17805A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 8-bit increments. The MB81V17805A features a "hyper page" mode of operation whereby high-speed random access of up to 1024 × 8-bits of data within the same row can be selected. The MB81V17805A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V17805A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V17805A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V17805A are not critical and all inputs are LVTTTL compatible.

**PRODUCT LINE & FEATURES**

Parameter		MB81V17805A				
		-60	-60L	-70	-70L	
RAS Access Time		60 ns max.		70 ns max.		
Random Cycle Time		104 ns min.		124 ns min.		
Address Access Time		30 ns max.		35 ns max.		
CAS Access Time		15 ns max.		17 ns max.		
Hyper Page Mode Cycle Time		25 ns min.		30 ns min.		
Low Power Dissipation	Operating Current	432 mW max.		396 mW max.		
	Standby Current	LVTTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.
		CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.

- 2,097,152 words × 8 bits organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are LVTTTL compatible
- 2,048 refresh cycles every 32.8 ms
- Self refresh function
- Standard and low power versions
- Early write or  $\overline{OE}$  controlled write capability
- $\overline{RAS}$ -only,  $\overline{CAS}$ -before- $\overline{RAS}$ , or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


# MB81V17805A-60/-60L/-70/-70L

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.5 to +4.6	V
Voltage of $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-0.5 to +4.6	V
Power Dissipation	$P_D$	1.0	W
Short Circuit Output Current	$I_{OUT}$	-50 to +50	mA
Operating Temperature	$T_{OPE}$	0 to +70	°C
Storage Temperature	$T_{STG}$	-55 to +125	°C

**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ■ PACKAGE




### Package and Ordering Information

- 28-pin plastic (400mil) SOJ, order as MB81V17805A-xxPJ
- 28-pin plastic (400mil) TSOP-II with normal bend leads, order as MB81V17805A-xxPFTN and MB81V17805A-xxLPFTN (Low Power)

# MB81V17805A-60/-60L/-70/-70L

Fig. 1 – MB81V17805A DYNAMIC RAM - BLOCK DIAGRAM




## ■ CAPACITANCE

(T<sub>A</sub> = 25°C, f = 1 MHz)


Parameter	Symbol	Max.	Unit
Input Capacitance, A <sub>0</sub> to A <sub>11</sub>	C <sub>IN1</sub>	5	pF
Input Capacitance, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$	C <sub>IN2</sub>	5	pF
Input/Output Capacitance, DQ <sub>1</sub> to DQ <sub>8</sub>	C <sub>DQ</sub>	7	pF

# MB81V17805A-60/-60L/-70/-70L

## PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
A <sub>0</sub> to A <sub>10</sub>	Address inputs row : A <sub>0</sub> to A <sub>10</sub> column : A <sub>0</sub> to A <sub>9</sub> refresh : A <sub>0</sub> to A <sub>10</sub>
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Write enable
$\overline{\text{OE}}$	Output enable
DQ <sub>1</sub> to DQ <sub>8</sub>	Data Input/Output
V <sub>CC</sub>	+3.3 volt power supply
V <sub>SS</sub>	Circuit ground
N.C.	No connection



# MB81V17805A-60/-60L/-70/-70L

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Typ.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	$V_{CC}$	3.0	3.3	3.6	V	0°C to +70°C
		$V_{SS}$	0	0	0		
Input High Voltage, all inputs	*1	$V_{IH}$	2.0	—	$V_{CC}+0.3$	V	
Input Low Voltage, all inputs*	*1	$V_{IL}$	-0.3	—	0.8	V	

\* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

## ■ FUNCTIONAL OPERATION

### ADDRESS INPUTS

Twenty-one input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits ( $A_0$  to  $A_{10}$ ) are available, the column and row inputs are separately strobed by  $\overline{CAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, eleven row address bits are input on pins  $A_0$ -through- $A_{10}$  and latched with the row address strobe ( $\overline{RAS}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{CAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{RAH}$  (min) +  $t_t$  is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

### DATA INPUT

Input data is written into memory in either of three basic ways : an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by  $\overline{CAS}$  and the setup/hold times are referenced to  $\overline{CAS}$  because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

### DATA OUTPUT

The three-state buffers are LVTTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- $t_{RAC}$  : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.
- $t_{CAC}$  : from the falling edge of  $\overline{CAS}$  when  $t_{RCD}$  is greater than  $t_{RCD}$  (max).
- $t_{AA}$  : from column address input when  $t_{RAD}$  is greater than  $t_{RAD}$  (max), and  $t_{RCD}$  (max) is satisfied.
- $t_{OEA}$  : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after  $t_{RAC}$ ,  $t_{CAC}$ , or  $t_{AA}$ .
- $t_{O EZ}$  : from  $\overline{OE}$  inactive.
- $t_{OFF}$  : from  $\overline{CAS}$  inactive while  $\overline{RAS}$  inactive.
- $t_{OFR}$  : from  $\overline{RAS}$  inactive while  $\overline{CAS}$  inactive.
- $t_{WEZ}$  : from  $\overline{WE}$  active while  $\overline{CAS}$  inactive.

The data remains valid after either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{CAS}$  are inactive, or  $\overline{CAS}$  is reactivated. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

# MB81V17805A-60/-60L/-70/-70L

## HYPER PAGE MODE OF OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of  $1,024 \times 8$ -bits can be accessed and, when multiple MB81V17805As are used,  $\overline{CAS}$  is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when  $\overline{CAS}$  is inactive until  $\overline{CAS}$  is reactivated.

# MB81V17805A-60/-60L/-70/-70L

## ■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter	Notes	Symbol	Conditions	Value				Unit
				Min.	Typ.	Max.		
						Std power	Low power	
Output high voltage	*1	$V_{OH}$	$I_{OH} = -2.0 \text{ mA}$	2.4	—	—	—	V
Output low voltage	*1	$V_{OL}$	$I_{OL} = +2.0 \text{ mA}$	—	—	0.4	0.4	
Input leakage current (any input)		$I_{I(L)}$	$0 \text{ V} \leq V_{IN} \leq V_{CC}$ ; $3.0 \text{ V} \leq V_{CC} \leq 3.6 \text{ V}$ ; $V_{SS} = 0 \text{ V}$ ; All other pins not under test = $0 \text{ V}$	-10	—	10	10	$\mu\text{A}$
Output leakage current		$I_{DQ(L)}$	$0 \text{ V} \leq V_{OUT} \leq V_{CC}$ ; Data out disabled	-10	—	10	10	$\mu\text{A}$
Operating current (Average power supply current)	*2	MB81V17805A -60/60L	$\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ cycling; $t_{RC} = \text{min.}$	—	—	120	120	mA
		MB81V17805A -70/70L				110	110	
Standby current (Power supply current)	*2	LVTTL Level	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$	—	—	1.0	1.0	mA
		CMOS Level	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$			500	150	
Refresh current#1 (Average power supply current)	*2	MB81V17805A -60/60L	$\overline{\text{CAS}} = V_{IH}$ , $\overline{\text{RAS}}$ cycling; $t_{RC} = \text{min.}$	—	—	120	120	mA
		MB81V17805A -70/70L				110	110	
Hyper Page Mode curren	*2	MB81V17805A -60/60L	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling; $t_{HPC} = \text{min.}$	—	—	120	120	mA
		MB81V17805A -70/70L				110	110	
Refresh current#2 (Average power supply current)	*2	MB81V17805A -60/60L	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ; $t_{RC} = \text{min.}$	—	—	120	120	mA
		MB81V17805A -70/70L				110	110	
Battery back up current (Average power supply current)	*2	MB81V17805A -60/70	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ; $t_{RC} = 16 \mu\text{s}$ $t_{RAS} = \text{min. to } 300 \text{ ns}$ $V_{IH} \geq V_{CC} - 0.2 \text{ V}$ , $V_{IL} \leq 0.2 \text{ V}$	—	—	1000	—	$\mu\text{A}$
		MB81V17805A -60L/70L	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ; $t_{RC} = 62.5 \mu\text{s}$ $t_{RAS} = \text{min. to } 300 \text{ ns}$ $V_{IH} \geq V_{CC} - 0.2 \text{ V}$ , $V_{IL} \leq 0.2 \text{ V}$			—	300	
Refresh current#3 (Average power supply current)		MB81V17805A -60/60L	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}} = V_{IL}$ Self refresh;	—	—	1000	250	$\mu\text{A}$
		MB81V17805A -70/70L						

# MB81V17805A-60/-60L/-70/-70L

## ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81V17805A-60/ 60L		MB81V17805A-70/ 70L		Unit
				Min.	Max.	Min.	Max.	
1	Time Between Refresh	Standard	$t_{REF}$	—	32.8	—	32.8	ms
		Low power		—	128	—	128	
2	Random Read/Write Cycle Time		$t_{RC}$	104	—	124	—	ns
3	Read-Modify-Write Cycle Time		$t_{RWC}$	138	—	162	—	ns
4	Access Time from $\overline{RAS}$	*6,9	$t_{RAC}$	—	60	—	70	ns
5	Access Time from $\overline{CAS}$	*7,9	$t_{CAC}$	—	15	—	17	ns
6	Column Address Access Time	*8,9	$t_{AA}$	—	30	—	35	ns
7	Output Hold Time		$t_{OH}$	3	—	3	—	ns
8	Output Hold Time from $\overline{CAS}$		$t_{OHC}$	5	—	5	—	ns
9	Output Buffer Turn On Delay Time		$t_{ON}$	0	—	0	—	ns
10	Output Buffer Turn off Delay Time	*10	$t_{OFF}$	—	15	—	17	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	$t_{OFR}$	—	15	—	17	ns
12	Output Buffer Turn Off Delay Time from $\overline{WE}$	*10	$t_{WEZ}$	—	15	—	17	ns
13	Transition Time		$t_t$	1	50	1	50	ns
14	$\overline{RAS}$ Precharge Time		$t_{RP}$	40	—	50	—	ns
15	$\overline{RAS}$ Pulse Width		$t_{RAS}$	60	100000	70	100000	ns
16	$\overline{RAS}$ Hold Time		$t_{RSH}$	15	—	17	—	ns
17	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	*21	$t_{CRP}$	5	—	5	—	ns
18	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	*11,12,22	$t_{RCD}$	14	45	14	53	ns
19	$\overline{CAS}$ Pulse Width		$t_{CAS}$	10	—	13	—	ns
20	$\overline{CAS}$ Hold Time		$t_{CSH}$	40	—	50	—	ns
21	$\overline{CAS}$ Precharge Time (Normal)	*19	$t_{CPN}$	10	—	10	—	ns
22	Row Address Set Up Time		$t_{ASR}$	0	—	0	—	ns
23	Row Address Hold Time		$t_{RAH}$	10	—	10	—	ns
24	Column Address Set Up Time		$t_{ASC}$	0	—	0	—	ns
25	Column Address Hold Time		$t_{CAH}$	10	—	10	—	ns
26	Column Address Hold Time from $\overline{RAS}$		$t_{AR}$	24	—	24	—	ns
27	$\overline{RAS}$ to Column Address Delay Time	*13	$t_{RAD}$	12	30	12	35	ns
28	Column Address to $\overline{RAS}$ Lead Time		$t_{RAL}$	30	—	35	—	ns
29	Column Address to $\overline{CAS}$ Lead Time		$t_{CAL}$	23	—	28	—	ns
30	Read Command Set Up Time		$t_{RCS}$	5	—	5	—	ns

(Continued)



# MB81V17805A-60/-60L/-70/-70L

No.	Parameter	Notes	Symbol	MB81V17805A-60/ 60L		MB81V17805A-70/ 70L		Unit
				Min.	Max.	Min.	Max.	
31	Read Command Hold Time Referenced to RAS	*14	t <sub>RRH</sub>	0	—	0	—	ns
32	Read Command Hold Time Referenced to CAS	*14	t <sub>RCH</sub>	0	—	0	—	ns
33	Write Command Set Up Time	*15,20	t <sub>WCS</sub>	0	—	0	—	ns
34	Write Command Hold Time		t <sub>WCH</sub>	10	—	10	—	ns
35	Write Hold Time from RAS		t <sub>WCR</sub>	24	—	24	—	ns
36	WE Pulse Width		t <sub>WP</sub>	10	—	10	—	ns
37	Write Command to RAS Lead Time		t <sub>RWL</sub>	15	—	17	—	ns
38	Write Command to CAS Lead Time		t <sub>CWL</sub>	10	—	13	—	ns
39	DIN Set Up Time		t <sub>DS</sub>	0	—	0	—	ns
40	DIN Hold Time		t <sub>DH</sub>	10	—	10	—	ns
41	Data Hold Time from RAS		t <sub>DHR</sub>	24	—	24	—	ns
42	RAS to WE Delay Time	*20	t <sub>RWD</sub>	77	—	89	—	ns
43	CAS to WE Delay Time	*20	t <sub>CWD</sub>	32	—	36	—	ns
44	Column Address to WE Delay Time	*20	t <sub>AWD</sub>	47	—	54	—	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t <sub>RPC</sub>	5	—	5	—	ns
46	CAS Set Up Time for CAS-before-RAS Refresh		t <sub>CSR</sub>	0	—	0	—	ns
47	CAS Hold Time for CAS-before-RAS Refresh		t <sub>CHR</sub>	10	—	12	—	ns
48	Access Time from OE	*9	t <sub>OEA</sub>	—	15	—	17	ns
49	Output Buffer Turn Off Delay from OE	*10	t <sub>OEZ</sub>	—	15	—	17	ns
50	OE to RAS Lead Time for Valid Data		t <sub>OEL</sub>	10	—	10	—	ns
51	OE to CAS Lead Time		t <sub>COL</sub>	5	—	5	—	ns
52	OE Hold Time Referenced to WE	*16	t <sub>OEH</sub>	5	—	5	—	ns
53	OE to Data in Delay Time		t <sub>OED</sub>	15	—	17	—	ns
54	RAS to Data in Delay Time		t <sub>RDD</sub>	15	—	17	—	ns
55	CAS to Data in Delay Time		t <sub>CDD</sub>	15	—	17	—	ns
56	DIN to CAS Delay Time	*17	t <sub>DZC</sub>	0	—	0	—	ns
57	DIN to OE Delay Time	*17	t <sub>DZO</sub>	0	—	0	—	ns
58	OE Precharge Time		t <sub>OEP</sub>	8	—	8	—	ns

(Continued)

# MB81V17805A-60/-60L/-70/-70L


(Continued)

No.	Parameter	Notes	Symbol	MB81V17805A-60/ 60L		MB81V17805A-70/ 70L		Unit
				Min.	Max.	Min.	Max.	
59	$\overline{OE}$ Hold Time Referenced to $\overline{CAS}$		$t_{OECH}$	10	—	10	—	ns
60	$\overline{WE}$ Precharge Time		$t_{WPZ}$	8	—	8	—	ns
61	$\overline{WE}$ to Data in Delay Time		$t_{WED}$	15	—	17	—	ns
62	Hyper Page Mode $\overline{RAS}$ Pulse Width		$t_{RASP}$	—	100000	—	100000	ns
63	Hyper Page Mode Read/Write Cycle Time		$t_{HPC}$	25	—	30	—	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time		$t_{HPRWC}$	69	—	79	—	ns
65	Access Time from $\overline{CAS}$ Precharge	*9,18	$t_{CPA}$	—	35	—	40	ns
66	Hyper Page Mode $\overline{CAS}$ Precharge Time		$t_{CP}$	10	—	10	—	ns
67	Hyper Page Mode $\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge		$t_{RHCP}$	35	—	40	—	ns
68	Hyper Page Mode $\overline{CAS}$ Precharge to $\overline{WE}$ Delay Time		$t_{CPWD}$	52	—	59	—	ns

# MB81V17805A-60/-60L/-70/-70L

- Notes:**
- \*1. Referenced to  $V_{SS}$ .
  - \*2.  $I_{CC}$  depends on the output load conditions and cycle rates; The specified values are obtained with the output open.  
 $I_{CC}$  depends on the number of address change as  $\overline{RAS} = V_{IL}$ ,  $\overline{CAS} = V_{IH}$  and  $V_{IL} > -0.3$  V.  
 $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$   
 $I_{CC2}$  is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3$  V.  
 $I_{CC6}$  is measured on condition that all address signals are fixed steady state.
  - \*3. An initial pause ( $\overline{RAS} = \overline{CAS} = V_{IH}$ ) of 200  $\mu$ s is required after power-up followed by any eight  $\overline{RAS}$ -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
  - \*4. AC characteristics assume  $t_t = 2$  ns.
  - \*5. Input voltage levels are 0 V and 3 V, and input reference levels are  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  for measuring timing of input signals. Also, the transition time( $t_t$ ) is measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ .  
The output reference levels are  $V_{OH} = 2.0$  V and  $V_{OL} = 0.8$  V.
  - \*6. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ ,  $t_{RAD} \leq t_{RAD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will be increased by the amount that  $t_{RCD}$  exceeds the value shown. Refer to Fig.2 and 3.
  - \*7. If  $t_{RCD} \geq t_{RCD}(\text{max})$ ,  $t_{RAD} \geq t_{RAD}(\text{max})$ , and  $t_{ASC} \geq t_{AA} - t_{CAC} - t_t$ , access time is  $t_{CAC}$ .
  - \*8. If  $t_{RAD} \geq t_{RAD}(\text{max})$  and  $t_{ASC} \leq t_{AA} - t_{CAC} - t_t$ , access time is  $t_{AA}$ .
  - \*9. Measured with a load equivalent to one TTL load and 100 pF.
  - \*10.  $t_{OFR}$ ,  $t_{WEZ}$ ,  $t_{OFF}$  and  $t_{OEZ}$  are specified that output buffer change to high impedance state.
  - \*11. Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
  - \*12.  $t_{RCD}(\text{min}) = t_{RAH}(\text{min}) + 2t_t + t_{ASC}(\text{min})$ .
  - \*13. Operation within the  $t_{RAD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
  - \*14. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
  - \*15.  $t_{WCS}$  is specified as a reference point only. If  $t_{WCS} \geq t_{WCS}(\text{min})$  the data output pin will remain High-Z state through entire cycle.
  - \*16. Assumes that  $t_{WCS} < t_{WCS}(\text{min})$ .
  - \*17. Either  $t_{DZC}$  or  $t_{DZO}$  must be satisfied.
  - \*18.  $t_{CPA}$  is access time from the selection of a new column address (that is caused by changing both  $\overline{CAS}$  from "L" to "H").  
Therefore, if  $t_{CF}$  is long,  $t_{CPA}$  is longer than  $t_{CPA}(\text{max})$ .
  - \*19. Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.
  - \*20.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If  $t_{WCS} > t_{WCS}(\text{min})$ , the cycle is an early write cycle and  $D_{OUT}$  pin will maintain high-impedance state through out the entire cycle. If  $t_{CWD} > t_{CWD}(\text{min})$ ,  $t_{RWD} > t_{RWD}(\text{min})$ , and  $t_{AWD} > t_{AWD}(\text{min})$ , the cycle is a read-modify-write cycle and data from the selected cell will appear at the  $D_{OUT}$  pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the  $D_{OUT}$  pin, and write operation can be executed by satisfying  $t_{RWL}$ ,  $t_{CWL}$ , and  $t_{RAL}$  specifications.
  - \*21. The last  $\overline{CAS}$  rising edge.
  - \*22. The first  $\overline{CAS}$  falling edge.

# MB81V17805A-60/-60L/-70/-70L



## FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input				Address Input		Data I/O		Refresh	Note
	RAS	CAS	WE	OE	Row	Column	Input	Output		
Standby	H	H	X	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	L	Valid	Valid	—	Valid	Yes*	t <sub>RCS</sub> ≥ t <sub>RCS</sub> (min)
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z	Yes*	t <sub>WCS</sub> ≥ t <sub>WCS</sub> (min)
Read-Modify-Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	H	X	X	Valid	—	—	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	X	X	—	—	—	High-Z	Yes	t <sub>CSR</sub> ≥ t <sub>CSR</sub> (min)
Hidden Refresh Cycle	H→L	L	H→X	L	—	—	—	Valid	Yes	Previous data is kept

X : "H" or "L"

\* : It is impossible in Hyper Page Mode.



Fig. 6 – EARLY WRITE CYCLE




**DESCRIPTION**

A write cycle is similar to a read cycle except  $\overline{WE}$  is set to a Low state and  $\overline{OE}$  is an "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, delayed write, or read-modify-write. During all write cycles, timing parameters  $t_{RWL}$ ,  $t_{CWL}$ ,  $t_{RAL}$  and  $t_{CAL}$  must be satisfied. In the early write cycle shown above  $t_{WCS}$  satisfied, data on the DQ pins are latched with the falling edge of  $\overline{CAS}$  and written into memory.

# MB81V17805A-60/-60L/-70/-70L

Fig. 7 - DELAYED WRITE CYCLE ( $\overline{OE}$  CONTROLLED)



## DESCRIPTION


In the delayed write cycle,  $t_{WCS}$  is not satisfied; thus, the data on the DQ pins are latched with the falling edge of  $\overline{WE}$  and written into memory. The Output Enable ( $\overline{OE}$ ) signal must be changed from Low to High before  $\overline{WE}$  goes Low ( $t_{OED} + t_r + t_{ds}$ ).





# MB81V17805A-60/-60L/-70/-70L

**Fig. 9 – HYPER PAGE MODE READ CYCLE**



During one cycle is achieved, the input/output timing apply the same manner as the former cycle.


- "H" or "L" level (excluding Address and DQ)
- "H" or "L" level, "H" → "L" or "L" → "H" transition (Address and DQ)
- Valid Data

**DESCRIPTION**

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The address time is determined by  $t_{\text{CAC}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{CPA}}$ , or  $t_{\text{OEA}}$ , whichever one is the latest in occurring.

# MB81V17805A-60/-60L/-70/-70L

Fig. 10 – HYPER PAGE MODE READ CYCLE ( $\overline{OE}$  = “H” or “L”)



During one cycle is achieved, the input/output timing apply the same manner as the former cycle.

- “H” or “L” level (excluding Address and DQ)
- “H” or “L” level, “H” → “L” or “L” → “H” transition (Address and DQ)
- Valid Data


**DESCRIPTION**

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The address time is determined by  $t_{CAC}$ ,  $t_{AA}$ ,  $t_{CPA}$ , or  $t_{OEA}$ , whichever one is the latest in occurring.



# MB81V17805A-60/-60L/-70/-70L

Fig. 12 – HYPER PAGE MODE EARLY WRITE CYCLE




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.

"H" or "L" level (excluding Address and DQ)  
 "H" or "L" level, "H" → "L" or "L" → "H" transition (Address and DQ)

## DESCRIPTION

The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of  $\overline{WE}$  and  $\overline{OE}$  are reversed. Data appearing on the DQ pins are latched on the falling edge of  $\overline{CAS}$  and the data is written into the memory. During the hyper page mode early write cycle, including the delayed ( $\overline{OE}$ ) write and read-modify-write cycles,  $t_{CWL}$  must be satisfied.

**Fig. 13 – HYPER PAGE MODE DELAYED WRITE CYCLE**




- "H" or "L" level (excluding Address and DQ)
- "H" or "L" level, "H" → "L" or "L" → "H" transition (Address and DQ)
- Valid Data

**DESCRIPTION**

The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of  $\overline{WE}$  and  $\overline{OE}$ . Input data on the DQ pins are latched on the falling edge of  $\overline{WE}$  and written into memory. In the hyper page mode delayed write cycle,  $\overline{OE}$  must be changed from Low to High before  $\overline{WE}$  goes Low ( $t_{OED} + t_t + t_{DS}$ ).

# MB81V17805A-60/-60L/-70/-70L

Fig. 14 – HYPER PAGE MODE READ/WRITE MIXED CYCLE




- "H" or "L" level (excluding Address and DQ)
- "H" or "L" level, "H" → "L" or "L" → "H" transition (Address and DQ)
- Valid Data




**DESCRIPTION**

The hyper page mode performs read/write operations repetitively during one  $\overline{RAS}$  cycle. At this time,  $t_{HPC}$  (min) is invalid.

# MB81V17805A-60/-60L/-70/-70L

Fig. 15 – HYPER PAGE MODE READ-MODIFY-WRITE CYCLE




-  "H" or "L" level (excluding Address and DQ)
-  "H" or "L" level, "H" → "L" or "L" → "H" transition (Address and DQ)
-  Valid Data

**DESCRIPTION**

During the hyper page mode of operation, the read-modify-write cycle can be executed by switching  $\overline{WE}$  from High to Low after input data appears at the DQ pins during a normal cycle.

# MB81V17805A-60/-60L/-70/-70L

Fig. 16 –  $\overline{\text{RAS}}$ -ONLY REFRESH ( $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"} \text{ or } \text{"L"}$ )




**DESCRIPTION**

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available:  $\overline{\text{RAS}}$ -only refresh,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping  $\overline{\text{RAS}}$  Low and  $\overline{\text{CAS}}$  High throughout the cycle; the row address to be refreshed is latched on the falling edge of  $\overline{\text{RAS}}$ . During  $\overline{\text{RAS}}$ -only refresh, DQ pins are kept in a high-impedance state.

Fig. 17 –  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH (ADDRESSES =  $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"} \text{ or } \text{"L"}$ )




**DESCRIPTION**

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held Low for the specified setup time ( $t_{\text{CSR}}$ ) before  $\overline{\text{RAS}}$  goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation.



**Fig. 18 – HIDDEN REFRESH CYCLE**




"H" or "L" level (excluding Address and DQ)  
 "H" or "L" level, "H" → "L" or "L" → "H" transition (Address and DQ)

**DESCRIPTION**

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of  $\overline{\text{CAS}}$  and cycling  $\overline{\text{RAS}}$ . The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability.

# MB81V17805A-60/-60L/-70/-70L

Fig. 19 –  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH COUNTER TEST CYCLE



## DESCRIPTION

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the function of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh circuitry. If a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle  $\overline{\text{CAS}}$  makes a transition from High to Low while  $\overline{\text{RAS}}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits  $A_0$  through  $A_{10}$  are defined by the on-chip refresh counter.

Column Addresses: Bits  $A_0$  through  $A_9$  are defined by latching levels on  $A_0$  to  $A_9$  at the second falling edge of  $\overline{\text{CAS}}$ .

The  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8  $\overline{\text{RAS}}$ -only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2,048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test (read-modify-write cycles). Repeat this procedure 2,048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2,048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V17805A-60/60L		MB81V17805A-70/70L		Unit
			Min.	Max.	Min.	Max.	
69	Access Time from $\overline{\text{CAS}}$	$t_{\text{FCAC}}$	—	50	—	55	ns
70	Column Address Hold Time	$t_{\text{FCAH}}$	35	—	35	—	ns
71	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	$t_{\text{FCWD}}$	70	—	77	—	ns
72	$\overline{\text{CAS}}$ Pulse width	$t_{\text{FCAS}}$	90	—	99	—	ns
73	$\overline{\text{RAS}}$ Hold Time	$t_{\text{FRSH}}$	90	—	99	—	ns

Note: Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle only.

# MB81V17805A-60/-60L/-70/-70L

Fig. 20 – SELF REFRESH CYCLE ( $A_0$  to  $A_{11} = \overline{WE} = \overline{OE} = \text{"H" or "L"}$ )



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V17805A-60/60L		MB81V17805A-70/70L		Unit
			Min.	Max.	Min.	Max.	
74	$\overline{RAS}$ Pulse Width	$t_{RASS}$	100	—	100	—	$\mu s$
75	$\overline{RAS}$ Precharge Time	$t_{RPS}$	104	—	124	—	ns
76	$\overline{CAS}$ Hold Time	$t_{CHS}$	-50	—	-50	—	ns

Note: Assumes Self Refresh cycle only.

## DESCRIPTION

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If  $\overline{CAS}$  goes to "L" before  $\overline{RAS}$  goes to "L" (CBR) and the condition of  $\overline{CAS}$  "L" and  $\overline{RAS}$  "L" is kept for term of  $t_{RASS}$  (more than 100  $\mu s$ ), the device can enter the Self Refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during " $\overline{RAS}=\text{L}$ " and " $\overline{CAS}=\text{L}$ ".


Exit from self refresh cycle is performed by toggling  $\overline{RAS}$  and  $\overline{CAS}$  to "H" with specified  $t_{CHS}$  min. In this time,  $\overline{RAS}$  must be kept "H" with specified  $t_{RPS}$  min.

Using Self Refresh mode, data can be retained without external  $\overline{CAS}$  signal during system is in standby.

Restriction for Self Refresh operation ;

For Self Refresh operation, the notice below must be considered.


- 1) In the case that distributed CBR refresh are operated between read/write cycles  
Self Refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed within  $t_{REF}$  max.
- 2) In the case that burst CBR refresh or distributed/burst  $\overline{RAS}$ -only refresh are operated between read/write cycles  
2,048 times of burst CBR refresh or 2,048 times of burst  $\overline{RAS}$ -only refresh must be executed before and after Self Refresh cycles.



\* Read/Write operation can be performed non refresh time within  $t_{NS}$  or  $t_{SN}$

# MB81V17805A-60/-60L/-70/-70L


## ■ PACKAGE DIMENSIONS



# MB81V17805A-60/-60L/-70/-70L

## ■ PACKAGE DIMENSIONS

### 28-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-28P-M14)



\*: Resin Protrusion : (Each Side :  $0.15$  (.006) MAX)

©1994 FUJITSU LIMITED F28040S-1C(W)

Dimensions in mm (inches)

# MB81V17805A-60/-60L/-70/-70L

## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3753  
Fax: (044) 754-3332

### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281-0770  
Fax: (65) 281-0220

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.