



M36L0R7060U1 M36L0R7060L1 M36L0R7050U1 M36L0R7050L1

128 Mbit (Mux I/O, Multiple Bank, Multi-Level, Burst) Flash memory, 32 or 64 Mbit PSRAM, 1.8V supply Multi-Chip Package


Preliminary Data

Feature summary

- Multi-Chip Package
 - 1 die of 128 Mbit (8Mb x16, Mux I/O Multiple Bank, Multi-level, Burst) Flash Memory
 - 1 die of 32 or 64Mbit Mux I/O, Burst Pseudo SRAM
- Supply voltage
 - $V_{DDF} = V_{DDP} = V_{DDQF} = 1.7$ to $1.95V$
 - $V_{PPF} = 9V$ for fast program
- Electronic signature
 - Manufacturer Code: 20h
 - Device Codes (Top Flash Configuration):
M36L0R7060U1: 882Eh,
M36L0R7050U1: 882Eh
 - Device Codes (Bottom Flash Configuration)
M36L0R7060L1: 882Fh
M36L0R7050L1: 882Fh
- ECOPACK® package

Flash memory

- Multiplexed address/data
- Synchronous / asynchronous read
 - Synchronous Burst Read mode: 66MHz
 - Random Access: 85ns
- Synchronous burst read suspend programming time
 - 10 μ s typical Word program time using Buffer Enhanced Factory Program command
- Memory organization
 - Multiple Bank Memory Array: 8 Mbit Banks
 - Parameter Blocks (Top or Bottom location)
- Security
 - 64 bit unique device number
 - 2112 bit user programmable OTP Cells
- 100,000 program/erase cycles per block



- Dual operations
 - program/erase in one Bank while read in others
 - No delay between Read and Write operations
- Block locking
 - All blocks locked at power-up
 - Any combination of blocks can be locked with zero latency
 - \overline{WP}_F for Block Lock-Down
 - Absolute Write Protection with $V_{PPF} = V_{SS}$
- Common Flash Interface (CFI)

PSRAM

- Access time: 70ns
- Synchronous modes:
 - Synchronous Write: continuous burst
 - Synchronous Read: continuous burst or fixed length: 4, 8 or 16 Words for 32 Mbit devices or 4, 8, 16 or 32 Words for 64 Mbit devices
 - Maximum Clock Frequency: 83MHz
- Low power consumption
- Low power features
 - Partial Array Self-Refresh (PASR)
 - Deep Power-Down (DPD) Mode
 - Automatic Temperature-compensated Self-Refresh

Contents

1	Summary description	6
2	Signal descriptions	10
2.1	Address Inputs (ADQ0-ADQ15 and A16-A22)	10
2.2	Data Input/Output (ADQ0-ADQ15)	10
2.3	Latch Enable (\bar{L})	10
2.4	Clock (K)	10
2.5	Wait (WAIT)	10
2.6	Flash memory Chip Enable (\bar{E}_F)	11
2.7	Flash memory Output Enable (\bar{G}_F)	11
2.8	Flash memory Write Enable (\bar{W}_F)	11
2.9	Flash memory Write Protect ($\bar{W}P_F$)	11
2.10	Flash memory Reset ($\bar{R}P_F$)	11
2.11	PSRAM Chip Enable (\bar{E}_P)	11
2.12	PSRAM Output Enable (\bar{G}_P)	12
2.13	PSRAM Write Enable (\bar{W}_P)	12
2.14	PSRAM Upper Byte Enable ($\bar{U}B_P$)	12
2.15	PSRAM Lower Byte Enable ($\bar{L}B_P$)	12
2.16	PSRAM Configuration Register Enable (CR_P)	12
2.17	V_{DDF} Flash memory Supply Voltage	12
2.18	V_{CCP} PSRAM Supply Voltage	12
2.19	V_{DDQF} Supply Voltage	13
2.20	V_{PPF} Flash memory Program Supply Voltage	13
2.21	V_{SS} Ground	13
2.22	V_{SSQ} Ground	13
3	Functional description	14
4	Maximum rating	16
5	DC and AC parameters	17

6	Package mechanical	19
7	Part numbering	20
8	Revision history	21

List of tables

Table 1.	Signal names	8
Table 2.	Operating modes - Standard Asynchronous operation.	15
Table 3.	Absolute maximum ratings	16
Table 4.	Operating and AC measurement conditions.	17
Table 5.	Device capacitance.	18
Table 6.	Stacked TFBGA88 8 × 10mm - 8 × 10 active ball array, 0.8mm pitch, package data	19
Table 7.	Part numbering scheme	20
Table 8.	Document revision history	21

List of figures

Figure 1.	Logic diagram	7
Figure 2.	TFBGA connections (top view through package)	9
Figure 3.	Functional block diagram	14
Figure 4.	AC measurement I/O waveform	17
Figure 5.	AC measurement load circuit	18
Figure 6.	TFBGA88 8 × 10mm, 8 × 10 ball array - 0.8mm pitch, bottom view package outline.	19

1 Summary description

The M36L0R7060U1, M36L0R7060L1, M36L0R7050U1 and M36L0R7050L1 combine two memory devices in a Multi-Chip Package:

- a 128-Mbit, Multiple Bank Flash memory, the M58LR128G(U/L)
- a 32 or 64 Mbit PseudoSRAM, the M69KM048AA or M69KM096AA, respectively.

The purpose of this document is to describe how the two memory components operate with respect to each other. It must be read in conjunction with the M58LRxxxGUL and M69KM048AA or M69KM096AA datasheets, where all specifications required to operate the Flash memory and PSRAM components are fully detailed. These datasheets are available from the STMicroelectronics website: www.st.com.

Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA88 (8 × 10mm, 8 × 10 ball array, 0.8mm pitch) package.

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 1. Logic diagram





Table 1. Signal names

A16-A22 ^{(1), (2)}	Address Inputs
ADQ0-ADQ15	Flash memory and PSRAM common Data Input/Outputs, Address Inputs or Command Inputs
V _{DDF}	Power Supply for Flash memory
V _{DDQF}	Flash memory Power Supply for I/O Buffers
V _{PPF}	Flash memory Optional Supply Voltage for Fast Program and Erase
V _{SS}	Ground
V _{DDP}	PSRAM Power Supply
NC	Not Connected Internally
DU	Do Not Use as Internally Connected
WAIT	Flash memory and PSRAM Common Wait Data in Burst Mode
$\overline{\text{L}}$	Flash memory and PSRAM Latch Enable Input
K	Flash memory and PSRAM Burst Clock
Flash Memory	
$\overline{\text{E}}_{\text{F}}$	Chip Enable Input
$\overline{\text{G}}_{\text{F}}$	Output Enable Input
$\overline{\text{W}}_{\text{F}}$	Write Enable Input
$\overline{\text{R}}\overline{\text{P}}_{\text{F}}$	Reset Input
$\overline{\text{W}}\overline{\text{P}}_{\text{F}}$	Write Protect Input
PSRAM	
$\overline{\text{E}}_{\text{P}}$	Chip Enable Input
$\overline{\text{G}}_{\text{P}}$	Output Enable Input
$\overline{\text{W}}_{\text{P}}$	Write Enable Input
CR _P	Configuration Register Enable Input
$\overline{\text{U}}\overline{\text{B}}_{\text{P}}$	Upper Byte Enable Input
$\overline{\text{L}}\overline{\text{B}}_{\text{P}}$	Lower Byte Enable Input

1. A16-A20 (in the case of a 32Mb PSRAM) or A16-A21 (in the case of a 64Mb PSRAM) are common to the Flash memory and the PSRAM
2. A21-A22 (if the MCP contains a 32Mb PSRAM) or A22 (if the MCP contains a 64Mb PSRAM) are Address Input(s) for the Flash memory component only.

Figure 2. TFBGA connections (top view through package)



Ai12017b

2 Signal descriptions

See [Figure 1: Logic diagram](#) and [Table 1: Signal names](#), for a brief overview of the signals connected to this device.

2.1 Address Inputs (ADQ0-ADQ15 and A16-A22)

ADQ0-ADQ15 and A16-A20 (for the M36L0R7050U1/L1) or A16-A21 (for the M36L0R7060U1/L1) are common to the Flash memory and PSRAM components.

In the Flash memory, the Address Inputs select the cells in the array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Program/Erase Controller.

In the PSRAM, the Address Inputs A16-A20 (/A21) are used in conjunction with ADQ0 to ADQ15, to select the cells in the memory array that are accessed during read and write operations.

2.2 Data Input/Output (ADQ0-ADQ15)

The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

2.3 Latch Enable (\bar{L})

The Latch Enable input is common to the Flash memory and PSRAM components.

For details of how the Latch Enable signal behaves, please refer to the datasheets of the respective memory components: M69KM048AA or M69KM096AA for the PSRAM and M58LRxxxGUL for the Flash memory.

2.4 Clock (K)

The Clock input is common to the Flash memory and PSRAM components.

For details of how the Clock signal behaves, please refer to the datasheets of the respective memory components: M69KM048AA or M69KM096AA for the PSRAM and M58LRxxxGUL for the Flash memory.

2.5 Wait (WAIT)

The Wait output is common to the Flash memory and PSRAM components.

For details of how the WAIT signal behaves, please refer to the datasheets of the respective memory components: M69KM048AA or M69KM096AA for the PSRAM and M58LRxxxGUL for the Flash memory

2.6 Flash memory Chip Enable (\overline{E}_F)

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at V_{IL} and Reset is at V_{IH} the device is in active mode. When Chip Enable is at V_{IH} the memory is deselected, the outputs are high impedance and the power consumption is reduced to the stand-by level.

It is not allowed to set both \overline{E}_F and \overline{E}_P to V_{IL} at the same time.

2.7 Flash memory Output Enable (\overline{G}_F)

The Output Enable input controls data outputs during the Bus Read operation of the Flash memory.

2.8 Flash memory Write Enable (\overline{W}_F)

The Write Enable input controls the Bus Write operation of the Flash memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

2.9 Flash memory Write Protect (\overline{WP}_F)

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at V_{IL} , the Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at V_{IH} , the Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (refer to M58LRxxxGUL datasheet).

2.10 Flash memory Reset (\overline{RP}_F)

The Reset input provides a hardware reset of the memory. When Reset is at V_{IL} , the memory is in reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current I_{DD2} . Refer to the M58LRxxxGUL datasheet for the value of I_{DD2} . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting reset mode the device enters asynchronous read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V_{RPH} (refer to the M58LRxxxGUL datasheet).

2.11 PSRAM Chip Enable (\overline{E}_P)

Chip Enable, \overline{E}_P activates the device when driven Low (asserted). When de-asserted (V_{IH}), the device is disabled and goes automatically in low-power Standby mode or Deep Power-Down mode, according to the RCR settings.

It is not allowed to set both \overline{E}_F and \overline{E}_P to V_{IL} at the same time.

2.12 PSRAM Output Enable (\overline{G}_P)

When held Low, V_{IL} , the Output Enable, \overline{G}_P enables the Bus Read operations of the memory.

2.13 PSRAM Write Enable (\overline{W}_P)

Write Enable, \overline{W}_P controls the Bus Write operation of the memory. When asserted (V_{IL}), the device is in write mode and write operations can be performed either to the configuration registers or to the memory array.

2.14 PSRAM Upper Byte Enable (\overline{UB}_P)

The Upper Byte Enable, \overline{UB}_P gates the data on the Upper Byte of the Address Inputs/ Data Inputs/Outputs (ADQ8-ADQ15) to or from the upper part of the selected address during a write or read operation.

2.15 PSRAM Lower Byte Enable (\overline{LB}_P)

The Lower Byte Enable, \overline{LB}_P gates the data on the Lower Byte of the Address Inputs/Data Input/Outputs (ADQ0-ADQ7) to or from the lower part of the selected address during a write or read operation.

If both \overline{LB}_P and \overline{UB}_P are disabled (High), the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, it remains in an active mode as long as \overline{E}_P remains Low.

2.16 PSRAM Configuration Register Enable (CR_P)

When this signal is driven High, V_{IH} , bus read or write operations access either the value of the Refresh Configuration Register (RCR) or the Bus Configuration Register (BCR) according to the value of A19.

2.17 V_{DDF} Flash memory Supply Voltage

V_{DDF} provides the power supply to the internal core of the Flash memory. It is the main power supply for all Flash memory operations (Read, Program and Erase).

2.18 V_{CCP} PSRAM Supply Voltage

The V_{CCP} Supply Voltage is the core supply voltage.

2.19 V_{DDQF} Supply Voltage

V_{DDQF} provides the power supply to the I/O pins and enables all Outputs to be powered independently of V_{DDF} . V_{DDQF} can be tied to V_{DDF} or can use a separate supply.

2.20 V_{PPF} Flash memory Program Supply Voltage

V_{PPF} is both a control input and a power supply pin. The two functions are selected by the voltage range applied to the pin.

If V_{PPF} is kept in a low voltage range (0V to V_{DDQF}) V_{PPF} is seen as a control input. In this case a voltage lower than V_{PPLK} gives absolute protection against program or erase, while V_{PPF} in the V_{PP1} range enables these functions (see the M58LRxxxGUL datasheet for the relevant values). V_{PPF} is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If V_{PPF} is in the range of V_{PPH} it acts as a power supply pin. In this condition V_{PPF} must be stable until the Program/Erase algorithm is completed.

2.21 V_{SS} Ground

V_{SS} ground is the common Flash memory and PSRAM ground. It is the reference for the core supplies. It must be connected to the system ground.

2.22 V_{SSQ} Ground

V_{SSQ} ground is the reference for the input/output circuitry driven by V_{DDQF} . V_{SSQ} must be connected to V_{SS} .

Note: Each device in a system should have V_{DDF} , V_{DDQF} and V_{PP} decoupled with a 0.1 μ F ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See [Figure 5: AC measurement load circuit](#). The PCB track widths should be sufficient to carry the required V_{PP} program and erase currents.


3 Functional description

The PSRAM and Flash memory components have separate power supplies but share the same grounds. They are distinguished by two Chip Enable inputs: \bar{E}_F for the Flash memory and \bar{E}_P for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is simultaneous read operations on one of the Flash memory and the PSRAM components which would result in a data bus contention.

Therefore it is recommended to put the other devices in the high impedance state when reading the selected device.

Figure 3. Functional block diagram



1. Address Inputs corresponding to the M36L0R7050U1 and M36L0R7050L1 devices.
2. Address Inputs corresponding to the M36L0R7060U1 and M36L0R7060L1 devices.

Table 2. Operating modes - Standard Asynchronous operation

Operation ⁽¹⁾ (2)		\bar{E}_F	\bar{G}_F	\bar{W}_F	\bar{R}_P	WAIT ⁽³⁾	\bar{L}	\bar{E}_P	\bar{W}_P	\bar{G}_P	\bar{U}_B	\bar{L}_B	\bar{C}_R	A19	A18	Other Address Inputs	ADQ0-ADQ7	ADQ8-ADQ15	
Flash memory	Bus Read	V _{IL}	V _{IL}	V _{IH}	V _{IH}		V _{IH}	The PSRAM must be disabled.									Data Output		
	Bus Write	V _{IL}	V _{IH}	V _{IL}	V _{IH}		V _{IH}	The PSRAM must be disabled.									Data Input		
	Address Latch	V _{IL}	V _{IH}	X	V _{IH}		V _{IL}	The PSRAM must be disabled.									Address Input		
	Output Disable	V _{IL}	V _{IH}	V _{IH}	V _{IH}		V _{IH}	Any PSRAM mode is allowed.									Hi-Z		
	Standby	V _{IH}	X	X	V _{IH}	Hi-Z	X	Any PSRAM mode is allowed.									Hi-Z		
	Reset	X	X	X	V _{IL}	Hi-Z	X	Any PSRAM mode is allowed.									Hi-Z		
PSRAM	Word Read	The Flash memory must be disabled.						V _{IH}	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{IL}	Address In Valid		Address In/ Data Out Valid			
	Word Write	The Flash memory must be disabled.						V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _{IL}	V _{IL}	Address In Valid		Address In/ Data In Valid			
	Read Configuration Register (CR controlled method) ⁽⁴⁾	The Flash memory must be disabled.					V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _{IL}	V _{IH}	00(RCR) 10(BCR) X1(DIDR)	X	Address In/ BCR, RCR or DIDR Content Valid				
	Program Configuration Register (CR Controlled) ⁽⁵⁾	The Flash memory must be disabled.					V _{IL}	V _{IL}	V _{IH}	X	X	V _{IH}	0 or 00 (RCR) 1 or 10 (BCR) ⁽⁶⁾	BCR/ RCR Data	Address In Valid				
	Output Disable/No Operation	Any Flash memory mode is allowed.					X	V _{IH}	X	X	X	V _{IL}	X	X	X	High-Z			
	Deep Power-Down ⁽⁷⁾	Any Flash memory mode is allowed.					X	V _{IH}	X	X	X	X	X	X	X	X	High-Z		
	Standby	Any Flash memory mode is allowed.					X	V _{IH}	X	X	X	X	V _{IL}	X	X	High-Z			

1. The Clock signal, K, must remain Low when the PSRAM is operating in asynchronous mode.
2. X = Don't Care
3. In the Flash memory the WAIT signal polarity is configured using the Set Configuration Register command.
4. Operating mode available in the M36L0R7060U1 and M36L0R7060L1 only (see M69KM096AA datasheet).
5. BCR and RCR only.
6. In the PSRAM of the M36L0R7050U1 and M36L0R7050L1, A19 is used to select between the BCR and the RCR whereas in the PSRAM of the M36L0R7060U1 and M36L0R7060L1 both A18 and A19 are used to select the BCR, the RCR or the DIDR.
7. The device enters Deep Power-Down mode by driving the Chip Enable signal, \bar{E} , from Low to High, with bit 4 of the RCR set to '0'. The device remains in Deep Power-Down mode until \bar{E} goes Low again and is held Low for t_{LEH(DP)}.

4 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		Min	Max	
T_A	Ambient Operating Temperature	-25	85	°C
T_{BIAS}	Temperature Under Bias	-25	85	°C
T_{STG}	Storage Temperature	-55	125	°C
V_{IO}	Input or Output Voltage	-0.2	2.45	V
V_{DDF} V_{DDQF} V_{CCP}	Core and Input/Output Supply Voltages	-0.2	2.45	V
V_{PPF}	Flash Program Voltage	-0.2	10	V
I_O	Output Short Circuit Current		100	mA
t_{VPPFH}	Time for V_{PPF} at V_{PPFH}		100	hours

5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in [Table 4: Operating and AC measurement conditions](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 4. Operating and AC measurement conditions

Parameter	Flash memory		PSRAM		Unit
	Min	Max	Min	Max	
V _{DDF} Supply Voltage	1.7	1.95	–	–	V
V _{CCP} Supply Voltage	–	–	1.7	1.95	V
V _{DDQF} Supply Voltage	1.7	1.95	–	–	V
V _{PPF} Supply Voltage (Factory environment)	8.5	9.5	–	–	V
V _{PPF} Supply Voltage (Application environment)	–0.4	V _{DDQF} +0.4	–	–	V
Ambient Operating Temperature	–25	85	–25	85	°C
Load Capacitance (C _L)	30		30		pF
Output Circuit Resistors (R ₁ , R ₂)	16.7		16.7		kΩ
Input Rise and Fall Times		5		2	ns
Input Pulse Voltages	0 to V _{DDQF}		0 to V _{CCP} /2		V
Input and Output Timing Ref. Voltages	V _{DDQF} /2		V _{CCP} /2		V

Figure 4. AC measurement I/O waveform




Figure 5. AC measurement load circuit




Table 5. Device capacitance


Symbol	Parameter	Test Condition	Min	Max ⁽¹⁾	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		14	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		18	pF

1. Sampled only, not 100% tested.

Please refer to the M58LRxxxGUL and M69KM048AA or M69KM096AA datasheets for further DC and AC characteristics values and illustrations.

6 Package mechanical

Figure 6. TFBGA88 8 × 10mm, 8 × 10 ball array - 0.8mm pitch, bottom view package outline




1. Drawing is not to scale.

Table 6. Stacked TFBGA88 8 × 10mm - 8 × 10 active ball array, 0.8mm pitch, package data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.200			0.0079	
A2	0.850			0.0335		
b	0.350	0.300	0.400	0.0138	0.0118	0.0157
D	8.000	7.900	8.100	0.3150	0.3110	0.3189
D1	5.600			0.2205		
ddd			0.100			0.0039
E	10.000	9.900	10.100	0.3937	0.3898	0.3976
E1	7.200			0.2835		
E2	8.800			0.3465		
e	0.800	–	–	0.0315	–	–
FD	1.200			0.0472		
FE	1.400			0.0551		
FE1	0.600			0.0236		
SD	0.400			0.0157		
SE	0.400			0.0157		

7 Part numbering

Table 7. Part numbering scheme



Note: Devices are shipped from the factory with the memory content bits, in valid blocks, erased to '1'. For further information on any aspect of this device, please contact your nearest ST Sales Office.

8 Revision history

Table 8. Document revision history

Date	Revision	Changes
08-Jun-2006	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com