8. ELECTRICAL SPECIFICATIONS

This section contains electrical specifications and associated timing information for the TMP68000 and TMP68HC000.

8.1 MAXIMUM RATINGS


Rating	Sumble	Va	lue	Unit
Rating	Symble	TMP68000	TMP68HC000	Onit
Supply Voltage	Vcc	-0.3~+7.0	-0.3~+6.5	>
Input Voltage	Vin	~0.3~ +7.0	-0.3~ +6.5	٧
Operating Temperature Range	Та	0~ + 70	0~+70	°C ,
Storage Temperature	Tstg	- 55~ + 150	- 55~ + 150	°C

This device contains circitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or Vcc).

8.2 DC ELECTRICAL CHARACTERISTICS

(Vcc = 5.0V \pm 5%, GND = 0V, Ta = 0° \sim + 70°; see Figures 8.1)

	(VCC = 5.0V ±	J 70, GIV	D = 0V, 1u	-00	+ 700,3	ceriga	1 0 0 17
Charac	teristic	Symbol	TMP68	000	тмр68н	C000	Unit
Charac		Jymbor	Min	Max	Min	Max	
Input High Voltage		VIH	2.0	Vcc	2.0	Vcc	V
Input Low Voltage	Input Low Voltage			0.8	GND-0.3	0.8	V
Input Leakage BERR, Current IPLO~ (5.25V) HALT,	BGACK, BR, DTACK,CLK, IPL2, VPA RESET	liN	- - -	2.5 2.5 20	- -	2.5 2.5 20	μA
Three-State (Off State) Input Current	(2.4V/0.4V) AS, A1~A23, D0-D15, FC0~FC2, LDS, R/W, UDS, VMA	ITSI	- - -	20 20 20	- - -	20 20 20	μА
Output High Voltage (IOH = -400µA)	E*	∨он	V _{CC} -0.75 2.4 2.4 2.4 2.4	- - -	- V _{CC} -0.75 V _{CC} -0.75 V _{CC} -0.75 V _{CC} -0.75	1 1 1	٧
Output Low Voltage (IOL = 1.6mA) (IOL = 3.2mA) (IOL = 5.0mA) (IOL = 5.3mA)	HALT A1~A23, BG, FC0~FC2 RESET E, AS, D0~D15, LDS, R/W, UDS, VMA	Vol	- - - -	0.5 0.5 0.5 0.5 0.5		0.5 0.5 0.5 0.5 0.5	V
Current Dissipation***	f = 8MHz f = 10MHz f = 12.5MHz f = 16.67MHz	ΙD	- - - -	- - -	- - -	25 30 35 50	mA
Power Dissipation	f = 8MHz f = 10MHz f = 12.5MHz f = 16.67MHz	P _D	- - - -	1.5 1.5 1.5	- - - -	0.13 0.16 0.19 0.26	W
Capacitance (Vin = 0V, Ta = 25°C: Frequency = 1MHz)**		CIN	-	20.0	-	20.0	pF
Load Capacitance	HALT All Others	CL	-	70 130	-	70 130	pF




** : Capacitance is periodically sampled rather than 100% tested.

*** : During normal operation instaneous V_{CC} current requirements may be as high as 1.5 A.



8.3 AC ELECTRICAL SPECIFICATIONS—CLOCK TIMING



Note: Timing measurements are referenced to and from a low voltage of 0.8 volt and high a voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.


Figure 8.1 Clock Input Timing Diagram

8.4 AC ELECTRICAL SPECIFICATION DEFINITIONS

The AC specifications presented consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of the clolk and possibly to one or more other signals.

The measurement of the AC specifications is defined by the waveforms shown in Figure 8.2. In order to test the parameters guaranteed by TOSHIBA, inputs must be driven to the voltage levels specified in this figure. Outputs are specified with minimum and /or maximum limits, as appropriate, and are measured as shown in Figure 8.2. Inputs are specified with minimum setup and hold times, and are measured as shown. Finally, the measurement for signal-to-signal specifications are also shown.

Note: The testing levels used to verify conformance to the AC specifications does not affect the guaranteed DC operation of the device as specified in the DC electrical character-istics.





Notes:

- 1 This output timing is applicable to all parameters specified relative to the rising edge of the clock.
- 2 This output timing is applicable to all parameters specified relative to the falling edge of the clock.
- 3 This input timing is applicable to all parameters specified relative to the rising edge of the clock.
- 4 This input timing is applicable to all parameters specified relative to the falling edge of the clock.
- 5 This timing is applicable to all parameters specified relative to the assertion / negation of another signal.

Legend:

- A Maximum output delay specification.
- B Minimum output hold time.
- C Minimum input setup time specification.
- D Minimum input hold time specification.
- E Signal valid to signal valid specification (maximum or minimum).
- F Signal valid to signal invalid specification (maximum to minimum).

Figure 8.2 Drive Levels and Test Points for AC Specifications

8.5 AC ELECTRICAL SPECIFICATIONS – READ AND WRITE CYCLES (1/4)

 $(V_{CC} = 5.0V \pm 5\%, GND = 0V, Ta = 0 \sim 70^{\circ}C; See Figure 8.3 and 8.4)$

				lHż		1Hz	12.5MHz		*16.67MHz		
Num.	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
1	Clock Period	tCYC	125	250	100	250	80	250	60	125	ns
2	Clock Width Low	tCL	55	125	45	125	35	125	27	62.5	ns
3	Clock Width High	tCH	55	125	45	125	35	125	27	62.5	ns
4	Clock Fall Time	tCf	-	10	-	10	-	5	-	5	ns
5	Clock Rise Time	tCr		10	_	10	_	5	-	5	ns
6	Clock Low to Address Valid	tCLAV	1	62	-	50	-	50	_	30	ns
6A	Clock High to FC Valid	tCHFCV	-	62	-	50	-	45	0	30	ns
7	Clock High to Address, Data Bus High Impedance (Maximum)	tCHADZ	-	80	_	70	_	60	_	50	ns
8	Clock High to Address, FC Invalid (Minimum)	tCHAFI	0	_	0	-	0	-	0	-	ns
91	Clock High to \overline{AS} , \overline{DS} Low	tCHSL	3	60	3	50	3	40	3	30	ns
112	Address Valid to AS, DS Low (Read) / AS Low (Write)	tAVSL	30	-	20	-	15	-	15	-	ns
11A2	FC Valid to \overline{AS} , \overline{DS} Low (Read) / \overline{AS} Low (Write)	tFCVSL	90	_	70	_	60	-	45	_	ns
121	Clock Low to AS, DS High	tCLSH	-	62	-	50	-	40	3	30	ns
132	AS, DS High to Address / FC Invalid	tSHAFI	40	-	30	-	20	-	15	-	ns
142	AS, DS Width Low (Read) / AS Low (Write)	tSL	270	-	195	-	160	_	120	-	ns
14A	DS Width Low (Write)	tDSL	140	-	95		80	-	60	-	ns
152	AS, DS Width High	tSH	150	-	105	-	65	_	60	-	ns

*: 68HC000 only

8.5 AC ELECTRICAL SPECIFICATIONS – READ AND WRITE CYCLES (2/4)

 $(V_{CC} = 5.0V \pm 5\%$, GND = 0V. Ta = 0~70°C; See Figure 8.3 and 8.4)

$(V_{CC} = 5.0V \pm 5\%, GND = 0V, Ta = 0 \sim 70^{\circ}C; See Figure 8.3 and 8.4)$												
Num.	Characteristic	Symbol	8M	ΙΗz	101	ЛHz	12.5MHz		*16.67MHz		Unit	
Num.	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
16	Clock High to Control Bus High Impedance	tCHCZ	-	80	-	70	-	60	+	50	ns	
172	AS, DS, High to R / W High (Read)	tSHRH	40	-	30	-	20	-	15	-	ns	
181	Clock High to R / \overline{W} High	tCHRH	0	55	0	45	0	40	0	30	ns	
201	Clock High to R / \overline{W} Low (Write)	tCHRL	0	55	0	45	0	40	0	30	ns	
20A2.6	AS Low to R / W Valid (Write)	tASRV	_	10	-	10	•	10	-	10	ns	
212	Address Valid to R / \overline{W} Low (Write)	tAVRL	20	-	0	-	0	-	0	-	ns	
21A ²	FC Valid to R / W Low (Write)	tFCVRL	60	-	50	_	30	_	30	-	ns	
222	R/W Low to DS Low (Write)	tRLSL	80	-	50	-	30		30	-	ns	
23	CLock Low to Data Out Valid (Write)	tCLDO	-	62	-	50	ı	50	_	30	ns	
252	AS, DS High to Data Out Invalid (Write)	tSHDOI	40	_	30	-	20	-	15	_	ns	
262	Data Out Valid to DS Low (Write)	tDOSL	40	-	30	-	20	-	15	_	ns	
275	Data in to Clock Low (Setup Time on Read)	tDICL	10	-	10	-	10	-	5	-	ns	
282	AS, DS High to DTACK High (Asynchronous Hold)	tSHDAH	0	240	0	190	0	150	0	110	ns	
29	(AS, DS High to Data- In Invalid (Hold Time on Read)	tSHDII	0	_	0	_	0	_	0	_	ns	





8.5 AC ELECTRICAL SPECIFICATIONS – READ AND WRITE CYCLES (3/4)

 $(V_{CC} = 5.0V \pm 5\%, GND = 0V, Ta = 0 \sim 70^{\circ}C; See Figure 8.3 and 8.4)$

	(\(\frac{7}{6} = 3.0 \(\frac{7}{2} \) \(\frac{7}{6} \) \(\frac{7}{6} \)			ЛHz		MHz		MHz		57MHz	
Num.	Characteristic	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
30	AS, DS High to BERR High	tSHBEH	0	_	0	-	0	-	0	_	ns
312,5	DTACK Low to Data In (Setup Time)	tDALDI	-	90	1	65	-	50	_	50	ns
32	HALT and RESET Input Transition	tRHr, f	0	200	0	200	0	200	-	150	ns
33	Clock High to BG Low	tCHGL	-	62	-	50	-	40	0	30	ns
34	CLock High to BG Low	tCHGH	_	62	_	50	_	40	0	30	ns
35	BR Low to BG Low	tBRLGL	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Cik. Per.
367	BR High to BG Low	tBRHGH	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clk. Per.
37	BGACK Low to BG Low	tGALGH	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clk. Per.
37A8	BGACK Low to BG Low	tGALBRH	20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	10	1.5 Clocks	ns
38	BG Width High	tGLZ	-	80	-	70	-	60	-	50	ns
39	BG Width High	tGH	1.5	-	1.5	_	1.5	_	1.5	_	Clk. Per.
40	Clock Low to VMA Low	tCLVML	-	70	-	70	-	70	-	50	ns
41	Clock Low to E Transition	tCLET	-	55	-	45	_	35	_	35	ns
42	E Output Rise and Fall Time	tEr, f	-	15	_	15	_	15	-	15	ns
43	VMA Low to E High	tVMLEH	200	-	150	_	90	_	80	_	ns
44	AS, DS High to VPA High	tSHVPH	0	120	0	90	0	70	0	50	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	tELCAI	30	_	10	_	10	_	10	_	ns

^{*: 68}HC000 only

8.5 AC ELECTRICAL SPECIFICATIONS - READ AND WRITE CYCLES (4/4)

 $(V_{CC} = 5.0V \pm 5\%, GND = 0V, Ta = 0 \sim 70^{\circ}C; See Figure 8.3 and 8.4)$

Maria	Ch - na st - sistin	Same at	8IV	lHz	101	ЛНz	12.5MHz		*16.67MHz		Unit
Num.	Characteristic	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
46	BGACK Width Low	tGAL	1.5	_	1.5	_	1.5	-	1.5	-	Clk. Per.
475	Asynchronous Input Setup Time	tASI	10	-	10	-	10	-	5	-	ns
482.3	BERR Low to DTACK Low	tBELDAL	20	-	20	_	20	-	10	-	ns
499	AS, DS High to E Low	tSHEL	- 70	70	- 55	55	- 45	45	- 35	35	ns
50	E Width High	tEH	450	-	350	-	280	_	220	-	ns
51	E Width High	tEL	700	_	550	_	440	_	340	-	ns
53	Clock High to Data Out Invalid	tCHDOI	0	-	0	-	0	-	0	-	ns
54	E Low to Data Out Invalid	tELDOI	30	-	20	-	15	-	10	-	ns
55	R / W to Data Bus Driven	tRLDBD	30	_	20	-	10	-	0	-	ns
564	HALT / RESET Pulse Width	tHRPW	10	-	10		10	-	10	-	Cik. Per.
57	BGACK High to Control Bus Driven	tGASD	1.5	_	1.5	-	1.5	-	1.5	-	Clk. Per.
587	BG High to Control Bus Driven	tRHSD	1.5	-	1.5	-	1.5	-	1.5	-	Clk. Per.


*: 68HC000 only

Note:

- 1. For a loading capacitance of less than or equal to 50 picofarads, substract 5 nanoseconds from the value given in the maximum columns.
- 2. Actual value depends on period.
- 3. If #47 is satisfied for both DTACK and BERR, #48 may by 0 nanoseconds.
- 4. For powder up, the MPU must be held in RESET state for 100 ms to allow stabilization of onchip circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the system.
- 5. If the asynchronous setup time (#47) requirements are satisfied, the DTACK low-to-data setup time (#31) requirement can be ignored. The data must only satisfy the date-in clock-low setup time (#27) for the following cycle.
- 6. When \overline{AS} and R/\overline{W} are equally loaded ($\pm 20\%$), subtract 10 nanoseconds from the values given in these columns.
- 7. The processor will nagate \overline{BG} and begin driving the bus again if external arbitration logic negates \overline{BR} before asserting \overline{BGACK} .
- 8. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, BG may be reasserted.
- 9. The falling edge of S6 triggers both the negation of the strobes (AS and xDS) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.

TOSHIBA TMP68000 / 68HC000

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.




Note:

- 1. Setup time for the asynchronous inputs $\overline{IPLO} \sim \overline{IPLO}$, and \overline{VPA} guarantees their recognition at the next falling edge of the clock.
- 2. BR need fall at this time only in order to insure being recognized at the end of this bus cycle.
- 3. Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 8.3 Read Cycle Timing Diagram

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.



Note:

- 1. Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted.
 - The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt 2.0 volts.
- 2. Because of loading variation, R/\overline{W} may be valid after \overline{AS} even through both are initiated by the rising edge of S2 (Specification 20A).

Figure 8.4 Write Cycle Timing Diagram




8.6 AC ELECTRICAL SPECIFICATIONS - TMP68HC000 TO 6800 PERIPHERAL

 $(V_{CC} = 5.0V \pm 5\%$, GND = 0V, Ta = 0~70°C; See Figure 8.5 and 8.6)

		3.00 2 3	81/1			ЛНz	12.5	MHz	*16.67MHz		11. 24
Num.	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
121	CLock Low to AS, DS High	tCLSH	-	62	-	50	_	40	3	30	ns
18 ¹	Clock High to R / W High	tCHRH	0	55	0	45	0	40	0	30	ns
201	Clock High to R / W Low (Write)	tCHRL	0	55	0	45	0	40	0	30	ns
23	Clock Low to Data Out Valid (Write)	tCLDO	-	62	-	50		50		30	ns
27	Data In to Clock Low (Setup Time on Read)	tDICL	10	_	10		10		5	_	ns
29	AS, DS High to Data in Invalid (Hold Time on Read)	tSHDII	0	-	0	_	0	_	0	_	ns
40	Clock Low to VMA Low	tCLVML	-	70	-	70	-	70	_	50	ns
41	Clock Low to E Transition	tCLET	-	55	-	45	-	35	-	35	ns
42	E Output Rise and Fall Time	tEr, f	_	15	-	15	-	15	-	15	ns
43	VMA Low to E High	tVMLEH	200	_	150	_	90	-	80	-	ns
44	AS, DS High to VPA High	tSHVPH	0	120	0	90	0	70	0	50	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	tELCAI	30	_	10	_	10	_	10	-	ns
47	Asynchronous Input Setup Time	tASI	10	_	10	_	10	-	5	-	ns
492	AS, DS High to E Low	tSHEL	- 70	70	- 55	55	- 45	45	- 35	35	ns
50	E Width High	tEH	450	-	350	-	280	-	220	-	ns
51	E Width Low	tEL	700	-	550	-	440	-	340		ns
54	E Low to Data Out Invalid	tELDOI	30	-	20	-	15	-	10	-	ns


- Note 1: For a loading capacitance of less than or equal to 50 picofarads, subtract 5 manoseconds from the value given in the maximum columns.
 - 2: The falling edge of S6 triggers both the negation of the strobes (AS and xDS) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and falling edge of the E clock.
 - *: 68HC000 only





Note: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the best case possibly attainable.

Figure 8.5 TMP68000 to 6800 Peripheral Timing Diagram – Best Case



Note: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the worst case possibly attainable.

Figure 8.6 TMP68000 to 6800 Peripheral Timing Diagram - Worst Case

8.7 <u>AC ELECTRICAL SPECIFICATION</u>S—BUS ARBITRATION

 $(V_{CC} = 5.0V \pm 5\%, GND = 0V, Ta = 0 \sim 70^{\circ}C; See Figure 8.7)$


		1.00	18	ЛHz	10	MHz	12.5	MHz	∗16. €	*16.67MHz	
Num.	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
7	Clock High to Address, Data Bus High Impedance	tCHADZ	-	80	ı	70	-	60	-	50	ns
16	Clock High to Control Bus High Impedance	tCHCZ	_	80	,	70	-	60	-	50	ns
33	Clock High to $\overline{B}\overline{G}$ Low	tCHGL	-	62	1	50	-	40	0	30	ns
34	Clock High to BG High	tCHGH	-	62	_	50	_	40	0	30	ns
35	BR Low to BG Low	tBRLGL	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clk. Per.
361	BR High to BG High	tBKHGH	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	CIk. Per.
37	BGACK Low to BG High	tGALGH	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clk. Per.
37A ²	BGACK Low to BR High	tGALBRH	20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	10	1.5 Clocks	ns
38	BG Low to Control, Address, Data Bus High Impedance (AS High)	tGLZ	-	80	-	70	-	60	-	50	ns
39	BG Width High	tGH	1.5	_	1.5	_	1.5	_	1.5	-	Clk. Per.
46	BGACK Width Low	tGAL	1.5	-	1.5	-	1.5	_	1.5	-	Cik. Per.
47	Asynchronous Input Setup Time	tASI	10	-	10	-	10	-	5	_	ns
57	BGACK High to Control Bus Driven	tGABD	1.5	_	1.5	-	1.5	_	1.5	_	Clk. Per.
581	BG High to Control Bus Driven	tGHBD	1.5	-	1.5	_	1.5	_	1.5	-	Clk. Per.

Note: 1. The processor will negate \overline{BG} and begin driving the bus again if external arbitration logic negates \overline{BR} before asserting \overline{BGACK} .

*: 68HC000 only

^{2.} The minimum value must to guarantee proper operation. If the maximum value is exceeded, \overline{BG} may be reasserted.

The waveforms shown in Figures 8.9, 8.10, and 8.11 should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.



Note: Setup time to the clock (#47) for the asynchronous imputs BERR, BGACK, BR, DTACK, IPLO~IPL2 and VPA guarantees their recognition at the next falling edge of the clock.

Figure 8.7 Bus Arbitration Diagram