

74HC373

Octal Transparent D-type Latches W ith 3-State Outputs

GENERAL DESCRIPTION

74HC373 is fabricated with high-speed silicon gate CMOS technology. It has the high noise immunity and low power consumption of standard CMOS integrated circuits.

The eight latches in 74HC373 devices are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the levels that were set up at the D inputs.

An output-enable input $\overline{(OE)}$ makes the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-

impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components.


OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

These 8-bit latches with 3-state outputs are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bi-directional bus drivers, and working registers.

FEATURES

- Wide operating supply voltage range: 2-6V
- 8 high-current latches with 3-state outputs in a single package
- · Full parallel access for loading
- Low input current: 1µA (Max.)
- Low power consumption: 80µA (Max.)

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

Truth Table

	Inputs	Outputs	
ŌE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	X	Q0
Н	X	X	Z

H = High Level (steady state). L= Low Level (steady state)

X = Irrelevant (any input, including transitions)

ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
DC supply voltage (Vcc)	- 0.5 ~ + 7.0	V
DC input or output Voltage (VIN, VOUT)	-0.5 to Vcc +0.5	V
DC Current Drain per pin, any output (lout)	±35	mA
DC Current per pin, Vcc or GND (Icc)	±70	mA
Storage Temperature(TsTG)	-65 ~ +150	$^{\circ}$ C

Note: 1. Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed.

RECOMMENDED OPERATING CONDITONS

Parameter	Min.	Normal	Max.	Unit	
Vcc Supply Voltage		2.0	5.0	6.0	V
VIH High-level Input Voltage	$V_{\rm CC}$ = 2.0V	1.5			
	$V_{\rm CC}$ = 4.5V	3.15			V
	$V_{\rm CC}$ = 6.0V	4.2			
VIL Low-level Input Voltage	V_{CC} = 2.0V			0.5	
	$V_{\rm CC}$ = 4.5V			1.35	V
	$V_{\rm CC}$ = 6.0V			1.8	
VI Input Voltage		0		Vcc	V
Vo Output Voltage		0		Vcc	V
Operating Temperature (TA)	74HC373	-40		+85	$^{\circ}$
I (D' /E 11/E'					
Input Rise/Fall Times	X7 2 0 X7			1000	
(tr, tf)	$V_{CC} = 2.0V$			1000	ns
	$V_{CC} = 4.5V$			500	
	Vcc = 6.0V			400	

Note: 2. All unused inputs of the device must be held at Vcc or GND to ensure proper device operation.

DC ELECTRICAL CHARACTERISTICS

(apply across temperature range unless otherwise specified)

				T _A =25°C	-40 ~ +85			
Parameter	Test Cor	nditions	Vcc	Min. Typ. Max.	Min. Max.	Unit		
			2V	1.9 1.998	1.9			
		I _{OH} = -20uA	4.5V	4.4 4.499	4.4			
V_{OH}	$V_I = V_{IH}$ or V_{IL}	011	6V	5.9 5.999	5.9	V		
		I _{OH} = -6mA	4.5V	3.98 4.3	3.84			
		I _{OH} =-7.8mA	6V	5.48 5.8	5.34			
	V _I =V _{IH} or V _{IL}		2V	0.002 0.1	0.1			
		$V_{I} = V_{IH}$ or V_{IL} $I_{OL} = 20uA$	4.5V	0.001 0.1	0.1			
V_{OL}			6V	0.001 0.1	0.1	V		
					I _{OL} = 6mA	4.5V	0.17 0.26	0.33
		I _{OL} = 7.8mA	6V	0.15 0.26	0.33]		
I _I	$V_I = V_C$	c or 0	6V	±0.1 ±100	±1000	nA		
l _{OZ}	$V_O = V_C$	oc or 0	6V	±0.01 ±0.5	±5	μΑ		
Icc	V _I = V _{CC} or	r 0, I _O = 0	6V	8	80	μA		
C _i			2V~6V	3 10	10	pF		

2

TIMING REQUIREMENTS OVER RECOMMENDED OPERATING TEMPERATURE

(unless otherwise specified)

			$T_A = 2$	25℃	-40 ~	+85	
	Parameter		3.61		M:-		Unit
			Min	Max	Min	Max	
		2.0 V	80			100	
tw	tw Pulse duration, LE high	4.5V	16			20	ns
		6.0 V	14			17	
			50			63	
tsu	Setup time, data before LE ↓	4.5V	10			13	ns
		6.0 V	9			11	
		2.0 V	20			24	
th Ho	Hold time, data after LE ↓	4.5V	10			12	ns
		6.0 V	10			12	

AC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING TEMPERATURE, $CL = 50 \ pF$

(unless otherwise specified)

Parameter	From	То	V _{DD}		$T_A = 2$	25℃	-40 ~ +85		Unit
	(Input)	(Output)		Min	Тур	Max	Min	Max	Omt
			2.0 V		58	150		190	
	D	Q	4.5V		15	30		38	ns
tpd			6.0 V		13	26		32	
тра			2.0 V		73	175		220	
	LE	Any Q	4.5V		18	35		44	
			6.0 V		15	30		38	
			2.0 V		65	150		190	
ten	OE	Any Q	4.5V		17	30		38	ns
			6.0 V		14	26		32	
			2.0 V		50	150		190	
tdis	OE	Any Q	4.5V		15	30		38	
		-	6.0 V		13	26		32	
			2.0 V		28	60		75	
t_{t}		Any Q	4.5V		8	12		15	ns
			6.0 V		6	10		13	


3

AC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING TEMPERATURE, CL = 150 pF


(unless otherwise specified)

Parameter	From	То	V _{DD}	,	$T_A = 2$	25℃	-40 ~ +85		Unit	
	(Input)	(Output)		Min	Тур	Max	Min	Max	Ullit	
			2.0 V		82	200		250		
	D	Q	4.5V		22	40	•	50	ns	
tpd			6.0 V		19	34		43		
tpu			2.0 V		100	225		285		
	LE	Any Q	4.5V		24	45		57		
				6.0 V		20	38		48	
			2.0 V		90	200		250		
ten	OE	OE Any Q	4.5V		23	40		50	ns	
				6.0 V		19	34		43	
			2.0 V		45	210	•	265		
t_t		Any Q	4.5V		17	42		53	ns	
			6.0 V		13	36		45		


AC SWITCHING WAVEFORM AND AC TEST CIRCUIT




Voltage Waveforms
Pulse Durations




<u>Voltage Waveforms</u>
Setup & Hold and Input Rise & Fall Times



<u>Voltage Waveforms</u> Propagation Delay and Output Transition Times



<u>Voltage Waveforms</u>
Enable and Disable Times for 3-State Outputs




Para	ameter	R_{L}	C_{L}	S1	S2
	t _{PZH}	11.0	50 pF or	Open	Closed
t _{en}	t_{PZL}	1k Ω 150 pF		Closed	Open
f 11	t _{PHZ}	1kΩ	50 pF	Open	Closed
t _{dis}	$t_{\rm PLZ}$	1K 32	30 pr	Closed	Open
tpd or tt		ı	50 pF or 150 pF	Open	Open

Notes:


- A. CL includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:
 - PRR ≤ 1 MHz, Zo = 50 Ω , tr=6ns, tf=6ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as tpd.

PIN DESCRIPTION

PIN NO.	SYMBOL	DESCRIPTION
3, 4, 7, 8, 13, 14, 17, 18	1D - 8D	Data Inputs
2, 5, 6, 9, 12, 15, 16, 19	1Q - 8Q	Outputs
10	GND	Ground (0V)
1	ŌĒ	Output-enable
11	LE	latch-enable
20	VCC	Positive power supply




Pin Configuration (DIP-20)



Logic Symbol

PAD DIAGRAM



The Coordinate of Each Pad

8Q	(-326.1, -808.7)	4Q	(237.7, 718.5)
V_{CC}	(-151.7, -816.1)	GNI	0 (42.5, 729.9)
$\overline{\text{OE}}$	(82.5, -808.7)	LE	(-160.5, 718.6)
1Q	(237.7, -808.7)	5Q	(-326.1, 718.6)
1D	(388.3, -673.1)	5D	(-476.5, 568.7)
2D	(388.3, -457.3)	6D	(-476.5, 352.9)
2Q	(388.0, -132.2)	6Q	(-476.5, 24.7)
3Q	(388.0, 25.6)	7Q	(-476.5, -135.0)
3D	(388.1, 351.8)	7D	(-476.5, -457.2)
4D	(388.1, 567.6)	8D	(-476.5, -673.0)

Note: Substrate should be connected to Vcc or left it open.