

5. PRELIMINARY ELECTRICAL SPECIFICATIONS

5.1 WHEN SUPPLY VOLTAGE  $V_{DD} = 5V \pm 10\%$

Absolute Maximum Rating ( $T_a = 25^\circ C$ )

Parameter	Symbol	Conditions	Rating	Units
Power supply	$V_{DD}$		-0.5 to +7.0	V
Input voltage	$V_I$	$V_{DD} = 5V \pm 10\%$	-0.5 to $V_{DD} + 0.3$	V
Clock input voltage	$V_K$		-0.5 to $V_{DD} + 1.0$	V
Output voltage	$V_O$		-0.5 to $V_{DD} + 0.3$	V
Operating temperature	$T_{opt}$		-40 to +85	°C
Storage temperature	$T_{stg}$		-65 to +150	°C

DC Characteristics ( $T_a = -40$  to  $+85^\circ C$ ,  $V_{DD} = 5V + 10\%$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Units
High-level input voltage	$V_{IH1}$	*1	2.2		$V_{DD} + 0.3$	V
	$V_{IH2}$	*2	$0.7V_{DD}$			
Low-level input voltage	$V_{IL1}$	*1	-0.5		+0.8	V
	$V_{IL2}$	*2			$0.2V_{DD}$	
High-level clock input voltage	$V_{KH}$		3.9		$V_{DD} + 1.0$	V
Low-level clock input voltage	$V_{KL}$		-0.5		+0.6	V
High-level output voltage	$V_{OH}$	$I_{OH} = -100\mu A$	$0.7V_{DD}$			V
Low-level output voltage	$V_{OL}$	$I_{OL} = 1.6mA$			0.4	V
High-level input leakage current	$I_{LIH}$	$V_I = V_{DD}$			10	μA
Low-level input leakage current	$I_{LIL}$	$V_I = 0V$			-10	μA
High-level output leakage current	$I_{LOH}$	$V_O = V_{DD}$			10	μA
Low-level output leakage current	$I_{LOL}$	$V_O = 0V$			-10	μA
Power supply current	$I_{DD}$	When operating			150	mA
		When clock input stopped	After HALT instruction executed		50	μA
			Other than the above		5	mA

\*1 : Each pin of AD0-AD7, SD0-SD7, DMARQ1-DMARQ3, INTP2-INTP7, ADBIOS, HDINS, KEYLOCK, TCLK.

\*2 : Pins other than the above

Capacitance ( $T_a = 25^\circ C$ ,  $V_{DD} = 0V$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Units
Input capacitance	$C_I$	$f_c = 1MHz$			15	pF
I/O capacitance	$C_{IO}$	Other than measurement pins : 0V			15	pF
Output capacitance	$C_O$				15	pF

AC Characteristics (Ta = -40 to +85°C, V<sub>DD</sub> = 5 V±10%)

(1) CPU Timing (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
X1 input cycle	① t <sub>CYX</sub>		31.25	DC	ns
X1 input width, high	② t <sub>XXH</sub>		12		ns
X1 input width, low	③ t <sub>XXL</sub>		12		ns
X1 input rise	④ t <sub>XR</sub>			5	ns
X1 input fall	⑤ t <sub>XF</sub>			5	ns
CPUCLK output cycle	⑥ t <sub>CYCK</sub>		62.5	DC	ns
CPUCLK output width, high	⑦ t <sub>CKKH</sub>		t <sub>CYCK</sub> /2-15		ns
CPUCLK output width, low	⑧ t <sub>CKKL</sub>		t <sub>CYCK</sub> /2-15		ns
CPUCLK output rise	⑨ t <sub>CKR</sub>			15	ns
CPUCLK output fall	⑩ t <sub>CKF</sub>			15	ns
CPUCLK output delay (for X1)	⑪ t <sub>DXCK</sub>			20	ns
SYSCLK output cycle	⑫ t <sub>CYSK</sub>		62.5	DC	ns
SYSCLK output width, high	⑬ t <sub>SKSH</sub>		t <sub>CYSK</sub> /2-15		ns
SYSCLK output width, low	⑭ t <sub>SKSL</sub>	3-time division	2t <sub>CYSK</sub> -15		ns
		1, 2, 4-time division	t <sub>CYSK</sub> /2-15		
SYSCLK output rise	⑮ t <sub>SKR</sub>			15	ns
SYSCLK output fall	⑯ t <sub>SKF</sub>			15	ns
SYSCLK output delay (for X1)	⑰ t <sub>DXSK</sub>			20	ns
TCLK input cycle	⑱ t <sub>CYTK</sub>		62.5	DC	ns
TCLK input width, high	⑲ t <sub>TKTH</sub>		30		ns
TCLK input width, low	⑳ t <sub>TKTL</sub>		30		ns
TCLK input rise	㉑ t <sub>TKR</sub>			25	ns
TCLK input fall	㉒ t <sub>TKF</sub>			25	ns
PWRGOOD set (for CPUCLK↓)	㉓ t <sub>SPGCK</sub>		20		ns
PWRGOOD hold (for CPUCLK↓)	㉔ t <sub>HCKPG</sub>		15		ns
CPUCLK↓→RESOUT output delay	㉕ t <sub>DCKRSO</sub>		5	30	ns
CPUCLK↑→MA address delay	㉖ t <sub>DCKMA</sub>			25	ns
X1↑→MA address hold	㉗ t <sub>HXMA</sub>		0		ns
X1↑→MA address delay	㉘ t <sub>DXMA</sub>			25	ns
CPUCLK↑→MA address hold	㉙ t <sub>HCKMA</sub>		0		ns
X1↑→ $\overline{WR}$ active delay	㉚ t <sub>DXWRL</sub>			40	ns
CPUCLK↓→ $\overline{WR}$ inactive delay	㉛ t <sub>DCKWRH</sub>			35	ns
X1↑→ $\overline{RAS}$ active delay	㉜ t <sub>DXRASL</sub>			25	ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.

(1) CPU Timing (2/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
CPUCLK↓→RAS inactive delay	33 tDCKRASH			25	ns
X1↑→CAS active delay	34 tDXCASL			25	ns
CPUCLK↑→CAS active delay	35 tDCKCASL			25	ns
X1↓→CAS inactive delay	36 tDXCASH			25	ns
CPUCLK↓→CAS inactive delay	37 tDCKCASH		5	25	ns
CPUCLK↓→AD data output delay	38 tDCKD		5	30	ns
CPUCLK↑→AD data floating delay	39 tFCKD		5	30	ns
AD data input set (for CPUCLK↓)	40 tSDCK		20		ns
AD data input hold (for CPUCLK↓)	41 tHCKD		10		ns
CPUCLK↑→BS↓delay	42 tDKBL		0	55	ns
CPUCLK↓→BS↑delay	43 tDKBH		0	55	ns
SYSCLK→MA address delay	44 tDSKMA			25	ns
SYSCLK→MA address hold	45 tHSKMA		0		ns
SYSCLK↑→WR↓delay	46 tDSKWRL			25	ns
SYSCLK↑→WR↑delay	47 tDSKWRH			40	ns
SYSCLK↑→RAS↓delay	48 tDSKRASL			25	ns
SYSCLK↑→RAS↑delay	49 tDSKRASH			40	ns
SYSCLK↑→CAS↓delay	50 tDSKCASL			25	ns
SYSCLK↑→CAS↑delay	51 tDSKCASH			40	ns
AD data set (for SYSCLK↑)	52 tSDSK		15		ns
AD data hold (for SYSCLK↑)	53 tHSDK		10		ns
SYSCLK↑→AD data output delay	54 tDSKDO		10		ns
SYSCLK↓→AD data valid output delay	55 tOSKD		15		ns
SYSCLK↑→AD data floating delay	56 tFSKD		10		ns
CPUCLK↓→SA address delay	57 tDCKSA			25	ns
CPUCLK↓→SA address hold	58 tHCKSA		0		ns
CPUCLK→control output delay	59 tDCKCT			25	ns
X1↑→control output delay	60 tDXCT			25	ns
SYSCLK↑→SA address delay	61 tDSKSA			25	ns
SYSCLK↑→SA address hold	62 tHSKSA		0		ns
SYSCLK↓→SA address delay	63 tOSKSA			30	ns
SYSCLK↓→SA address hold	64 tHSKSA		0		ns
SYSCLK↓→PCS delay	65 tOSKCS			35	ns
SYSCLK↓→PCS hold	66 tHSKCS		0		ns
Address set (for ALE↓)	67 tDSAST		tskskl-10		ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.

(1) CPU Timing (3/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
SYSCLK↓→ALE↑delay	68 tDSKSTH1			25	ns
SYSCLK↑→ALE↑delay	69 tDSKSTH2			35	ns
SYSCLK↑→ALE↓delay	70 tDSKSTL			25	ns
SYSCLK→control 1*1 delay	71 tDSKCT1		5	25	ns
SYSCLK→control 2*1 delay	72 tDSKDT2			40	ns
SD data set (for SYSCLK↓)	73 tSSDSK		30		ns
SD data hold (for SMRD, SIORD↑)	74 tHRSD		0		ns
SYSCLK↑→SD data output delay	75 tDSKSDO			25	ns
SYSCLK↑→SD data valid output delay	76 tDSKSD			25	ns
SYSCLK↑→SD data floating delay	77 tFSKSD		5	30	ns
IOCHRDY set (for SYSCLK↑)	78 tSRYSK		15		ns
IOCHRDY hold (for SYSCLK↑)	79 tHSKRY		5		ns
DMARQn set (for SYSCLK↓)	80 tSDQSK		15		ns
SYSCLK→AEN output delay	81 tSKAE		5	55	ns
SYSCLK↓→DMAAKn output delay	82 tSKLDA		5	55	ns
SYSCLK↑→TC active output delay	83 tSKTCH			35	ns
SYSCLK↑→TC inactive output delay	84 tSKTCL			35	ns
TC width, high	85 tDTCTC		tSKSKL-20		ns
NMIIN set (for CPUCLK↓)	86 tSNICK		20		ns
NMIIN hold (for CPUCLK↓)	87 tHCKNI		20		ns
NMIOUT output delay (for CPUCLK↓)	88 tDCKNO			25	ns
IOCHCK→NMIOUT output delay	89 tDCINI			40	ns
IOCHCK set (for CPUCLK)	90 tSICK		20		ns
INTPn width, low	91 tPIPL			80	ns
KCLK input cycle	92 tCYKK		100		ns
KCLK input width, low	93 tTKKKL		45		ns
KCLK input width, high	94 tTKKKH		45		ns
Keyboard data*2 set (for keyboard clock*3 ↑)	95 tSKDKK		15		ns
Keyboard data*2 hold (for keyboard clock*3 ↑)	96 tHKKKD		10		ns
Keyboard data*2 delay (for keyboard clock*3 ↑)	97 tDKKKD			35	ns

\*1 : SMRD, SMWR, SIORD, and SIOWR signals when other than DMA transfer

\*2 : Keyboard data indicate KDAT or MDAT.

\*3 : Keyboard clocks indicate KCLK or MCLK.

Remarks 1 : Relationships between keyboard data and keyboard clocks are as follows.

- When checking KDAT, KCLK is used
- When checking MDAT, MCLK is used

2 : Figures in the symbol column correspond to figures in the timing chart.

(2) DRAM Access Timing (Other Than DMA Transfer)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
Random read/write cycle	②01 t <sub>RC</sub>		4(1+n)t <sub>cyck</sub> -25		ns
$\overline{\text{RAS}}$ access	②02 t <sub>RAC</sub>			2.25(1+n)t <sub>cyck</sub> -35	ns
$\overline{\text{CAS}}$ access	②03 t <sub>CAC</sub>			1.25(1+n)t <sub>cyck</sub> -35	ns
Access from column address	②04 t <sub>AA</sub>			1.75(1+n)t <sub>cyck</sub> -35	ns
Output buffer turn-off delay	②05 t <sub>OFF</sub>			t <sub>cyck</sub> -25	ns
$\overline{\text{RAS}}$ precharge	②06 t <sub>RP</sub>		1.75t <sub>cyck</sub> -20		ns
$\overline{\text{RAS}}$ pulse width (when random read/write cycle)	②07 t <sub>RAS</sub>		2.25(1+n)t <sub>cyck</sub> -25		ns
$\overline{\text{RAS}}$ hold	②08 t <sub>RSH</sub>		(1+n)t <sub>cyck</sub> -25		ns
$\overline{\text{CAS}}$ pulse width	②09 t <sub>CAS</sub>		1.25(1+n)t <sub>cyck</sub> -25		ns
$\overline{\text{CAS}}$ hold	②10 t <sub>CSH</sub>		2.25(1+n)t <sub>cyck</sub> -25		ns
$\overline{\text{RAS}}$ - $\overline{\text{CAS}}$ delay width	②11 t <sub>RCd</sub>			t <sub>cyck</sub> -25	ns
$\overline{\text{CAS}}$ - $\overline{\text{RAS}}$ precharge	②12 t <sub>CRP</sub>		1.25t <sub>cyck</sub> -45		ns
$\overline{\text{CAS}}$ precharge	②13 t <sub>CPN</sub>		2.25t <sub>cyck</sub> -45		ns
Low address set-up	②14 t <sub>ASR</sub>		0		ns
Low address hold	②15 t <sub>RAH</sub>		0.5t <sub>cyck</sub> -15		ns
Column address set-up	②16 t <sub>ASC</sub>		0.5t <sub>cyck</sub> -25		ns
Column address hold	②17 t <sub>CAH</sub>		2.5(1+n)t <sub>cyck</sub> -25		ns
Column address hold for $\overline{\text{RAS}}$	②18 t <sub>AR</sub>		3.75(1+n)t <sub>cyck</sub> -25		ns
Column address delay for $\overline{\text{RAS}}$	②19 t <sub>RAD</sub>			0.5t <sub>cyck</sub> -25	ns
Column address read for $\overline{\text{RAS}}$	②20 t <sub>RAL</sub>		1.75(1+n)t <sub>cyck</sub> -25		ns
Read command set-up	②21 t <sub>RCS</sub>		2.75t <sub>cyck</sub> -55		ns
Read command hold for $\overline{\text{RAS}}$	②22 t <sub>RRH</sub>		1.75t <sub>cyck</sub> -45		ns
Read command hold	②23 t <sub>RCH</sub>		1.75t <sub>cyck</sub> -45		ns
Write command hold	②24 t <sub>WCH</sub>		(1+n)t <sub>cyck</sub> -25		ns
Write command hold for $\overline{\text{RAS}}$	②25 t <sub>WCR</sub>		2.25(1+n)t <sub>cyck</sub> -25		ns
Write command pulse width	②26 t <sub>WP</sub>		2.25(1+n)t <sub>cyck</sub> -40		ns
Data input set-up	②27 t <sub>DS</sub>		t <sub>cyck</sub> -30		ns
Data input hold	②28 t <sub>DH</sub>		2(1+n)t <sub>cyck</sub> -25		ns
Data input hold for $\overline{\text{RAS}}$	②29 t <sub>DHR</sub>		3.25(1+n)t <sub>cyck</sub> -25		ns
$\overline{\text{WE}}$ command set-up	②30 t <sub>WCS</sub>		1.25t <sub>cyck</sub> -40		ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.

(3) DRAM Access Timing (DMA Transfer)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
Random read/write cycle	201	tRC		$3.5(1+n)t_{cysk}-25$	ns
RAS access	202	tRAC		$2(1+n)t_{cysk}-25$	ns
CAS access	203	tCAC		$(1+n)t_{cysk}-35$	ns
Access from column address	204	tAA		$1.5(1+n)t_{cysk}-35$	ns
Output buffer turn-off delay	205	tOFF		$1.5t_{cysk}$	ns
RAS precharge	206	tRP		$1.5t_{cysk}$	ns
RAS pulse width (when random read/write cycle)	207	tRAS		$2(1+n)t_{cysk}-25$	ns
RAS hold	208	tRSH	read cycle	$(1+n)t_{cysk}-25$	ns
			write cycle	$t_{cysk}-25$	
CAS pulse width	209	tCAS	read cycle	$(1+n)t_{cysk}-25$	ns
			write cycle	$t_{cysk}-25$	
CAS hold	210	tCSH		$2(1+n)t_{cysk}-25$	ns
RAS-CAS delay width	211	tRCD		$t_{cysk}-25$	ns
CAS-RAS precharge	212	tCRP		$2t_{cysk}-40$	ns
CAS precharge	213	tCPN		$1.5t_{cysk}$	ns
Low address set-up	214	tASR		$t_{cysk}-25$	ns
Low address hold	215	tRAH		$0.5t_{cysk}-15$	ns
Column address set-up	216	tASC		$0.5t_{cysk}-25$	ns
Column address hold	217	tCAH		$2(1+n)t_{cysk}-25$	ns
Column address hold for RAS	218	tAR		$3(1+n)t_{cysk}-25$	ns
Column address delay for RAS	219	tRAD		$0.5t_{cysk}+25$	ns
Column address read for RAS	220	tRAL		$1.5(1+n)t_{cysk}-25$	ns
Read command set-up	221	tRCS		$3t_{cysk}-40$	ns
Read command hold for RAS	222	tRRH		$1.5t_{cysk}$	ns
Read command hold	223	tRCH		$1.5t_{cysk}$	ns
Write command hold	224	tWCH		$t_{cysk}-25$	ns
Write command hold for RAS	225	tWCR		$2(1+n)t_{cysk}-25$	ns
Write command pulse width	226	tWP		$2(1+n)t_{cysk}-25$	ns
Data input set-up	227	tDS		$(1+n)t_{cysk}-30$	ns
Data input hold	228	tDH		$2t_{cysk}-25$	ns
Data input hold for RAS	229	tDHR		$3(1+n)t_{cysk}-25$	ns
WE command set-up	230	tWCS		$(1+n)t_{cysk}-25$	ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.

(4) DRAM Access Timing (Refresh Cycle)


Parameter	Symbol	Conditions	MIN.	MAX.	Units
Random read/write cycle	301 t <sub>RC</sub>		3.5(1+n)t <sub>CYsk</sub> -25		ns
$\overline{\text{RAS}}$ precharge	302 t <sub>RP</sub>		2t <sub>CYsk</sub> -40		ns
$\overline{\text{RAS}}$ pulse width (when random read/write cycle time)	303 t <sub>RAS</sub>		2(1+n)t <sub>CYsk</sub> -25		ns
$\overline{\text{RAS}}$ precharge/ $\overline{\text{CAS}}$ hold	304 t <sub>RPC</sub>		t <sub>CYsk</sub> -40		ns
$\overline{\text{CAS}}$ set-up	305 t <sub>CSR</sub>		t <sub>CYsk</sub> -25		ns
$\overline{\text{CAS}}$ hold ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	306 t <sub>CHR</sub>		2(1+n)t <sub>CYsk</sub> -25		ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.


5.2 WHEN SUPPLY VOLTAGE  $V_{DD} = 3 V \pm 10\%$

Under evaluation


Clock Timing



Timer Clock Timing




Reset Timing







DRAM Access Timing (Other Than DMA Transfer)




DRAM Access Timing (DMA Transfer)




SRAM, Pseudo-SRAM and ROM Access Timing (Other Than DMA Transfer)



SRAM, Pseudo-SRAM and ROM Access Timing (DMA Transfer)




I/O Channel Interface Timing (Other Than DMA Transfer)




- \*1 : High-level only when cycles of SYSCLK are the same as those of CPUCLK.
- \*2 : May become high-level half a clock before, unless bus cycles are continuous.

I/O Channel Interface Timing (DMA Transfer)




\* : Outputs low level when extended write.


**BS0-BS2 Output Timing**




**INTP2-INTP7 Input Timing**




**NMIIN Sample Timing**




**IOCHCK Input Timing**




**NMIOUT Output Timing (1)**




**NMIOUT Output Timing (2)**



Keyboard Interface (XT Type: Reception)



Keyboard Interface (PS/2 Model 30 Type: Reception)



Keyboard Interface (PS/2 Model 30 Type: Transfer)

