

# 8-bit Microcontroller

CMOS

## F<sup>2</sup>MC-8L MB89530 Series

### MB89537/537C/538/538C/F538L/P538 MB89PV530

#### ■ DESCRIPTION

The MB89530 series is a one-chip microcontroller featuring the F<sup>2</sup>MC-8L core supporting low-voltage and high-speed operation. Built-in peripheral functions include timers, serial interface, A/D converter, and external interrupt. This product is an ideal general-purpose one-chip microcontroller for a wide variety of applications from household to industrial equipment, as well as use in portable devices.

Note : F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### ■ FEATURES

- Wide range of package options
  - QFP package (1.00 mm pitch)
  - Two types of LQFP packages (0.50 mm pitch, 0.65 mm pitch)
  - SH-DIP package
  - BCC package (0.50 mm pitch)
- Low voltage, high-speed operating capability
  - Minimum instruction execution time 0.32  $\mu$ s (at base oscillator 12.5 MHz)
- F<sup>2</sup>MC-8L CPU Core
  - Instruction set optimized for controller operation
  - Multiplication/division instructions
  - 16-bit calculation
  - Branching instructions with bit testing
  - Bit operation instructions, etc.

(Continued)





# MB89530 Series

(Continued)

Part number		MB89537/537C	MB89538/538C	MB89F538L	MB89P538	MB89PV530
Parameter						
Peripheral functions	Pulse width count timer	8-bit one-shot timer operation (supports underflow output, operating clock period : 1, 4, 32 $t_{inst}^{*3}$ , external) 8-bit reload timer operation (supports square wave output, operating clock period : 1, 4, 32 $t_{inst}^{*3}$ , external) 8-bit pulse width measurement operation (continuous measurement, H width measurement, L width measurement, rise-to-rise, fall-to-fall, H width measurement and rise-to-rise)				
	16-bit timer/counter	16-bit timer operation (operating clock period : 1 $t_{inst}^{*3}$ , external) 16-bit event counter operation (select rising, falling, or both edges) 16-bit $\times$ 1 channel				
	Serial I/O	8 bits length, Selection of LSB first or MSB first, Transfer clock (2, 8, 32 $t_{inst}^{*3}$ , external)				
	UART/SIO	CLK synchronous/CLK asynchronous data transfer capability (8, 9 bit with parity bit, or 7,8 bit without parity bit) . Built-in baud rate generator provides selection of 14 baud rate settings.				
	UART	CLK synchronous/CLK asynchronous data transfer capability (4, 6, 7, 8 bit with parity bit, or 5, 7, 8, 9 bit without parity bit) . Built-in baud rate generator provides selection of 14 baud rate settings. External clock output, 2-channel 8-bit PWM timer output also available for baud rate settings.				
	External interrupt 1	Single-clock : 4-channel independent, dual-clock : 3-channel independent Selection of rising, falling, or both edge detection. Can be used for recovery from standby mode (edge detection also available in stop mode) .				
	External interrupt 2	Except for MB89F538L : 8-channel independent L level detection, MB89F538L : 7-channel independent L level detection Can be used for recovery from standby mode.				
	6-bit PPG, 12-bit PPG	Can generate square wave signals with programmable period. 6-bit $\times$ 1 channel or 12-bit $\times$ 2 channels.				
	I <sup>2</sup> C bus interface	1-channel , compatible with Intel System Administrator bus version 1.0 and Philips I <sup>2</sup> C specifications. 2-line communications (on MB89PV530/P538/F538L/537C/538C)				
	A/D converter	10-bit resolution $\times$ 8 channels. A/D conversion functions (conversion time : 60 $t_{inst}^{*3}$ ) Supports repeated calls from external clock (except for MB89F538L) Supports repeated calls from internal clock. Standard voltage input provided (AVR)				
Standby modes (power saving modes)	Sleep mode, stop mode, sub clock mode, watch mode.					
Process	CMOS					

\*1 : Depends on operating frequency.

\*2 : Using external ROM and MBM27C512.

\*3 :  $t_{inst}$  represents instruction execution time. This can be selected as 1/4, 1/8, 1/16, 1/64 of the main clock cycle or 1/2 of the sub clock cycle.

Note : MB89537/538 have no built-in I<sup>2</sup>C functions.

To use I<sup>2</sup>C functions, choose the MB89PV530/P538/F538L/MB89537C/538C.

# MB89530 Series

## ■ MODEL DIFFERENCES AND SELECTION CONSIDERATIONS

<b>Part number</b> <b>Package</b>	<b>MB89537/537C</b>	<b>MB89538/538C</b>	<b>MB89F538L</b>	<b>MB89P538</b>	<b>MB89PV530</b>
DIP-64P-M01	O	O	O	O	X
FPT-64P-M03	O	O	X	X	X
FPT-64P-M06	O	O	O	O	X
FPT-64P-M09	O	O	O	O	X
LCC-64P-M19	O	O	O	X	X
MDP-64C-P02	X	X	X	X	O
MQP-64C-P01	X	X	X	X	O

O : Model-package combination available

X : Model-package combination not available

Conversion sockets for pin pitch conversion (manufactured by Sunhayato Corp.) can be used.

Contact : Sunhayato Corp. : TEL : +81-3-3984-7791

FAX : +81-3-3971-0535

URL : <http://www.advantest.co.jp/en-index.shtml>

# MB89530 Series

## ■ DIFFERENCES AMONG PRODUCTS

### 1. Memory Capacity

When this product is used in a evaluation product or other evaluation configuration, it is necessary to carefully confirm the differences between the model being used and the product it is evaluating. Particular attention should be given to the following (refer to "■ CPU core 1. Memory Space") .

- The program ROM area starts from address 4000<sub>H</sub> on the MB89P538, MB89F538L and MB89PV530 models.
- Note upper limits on RAM, such as stack areas, etc.

### 2. Current Consumption

- On the MB89PV530, the additional current consumed by the EPROM is added at the connecting socket on the back side.
- When operating at low speed, the current consumption in the one-time PROM or EPROM models is greater than on the mask ROM models. However, current consumption in sleep or stop modes is identical.

For details, refer to "■ ELECTRICAL CHARACTERISTICS".

### 3. Mask Options

The options available for use, and the method of specifying options, differ according to the model. Before use, check the "■ MASK OPTIONS" specification section.


### 4. Wild Register Functions

The following table shows areas in which wild register functions can be used.

#### Wild Register Usage Areas

Part number	Address space
MB89PV530	4000 <sub>H</sub> to FFFF <sub>H</sub>
MB89P538	4000 <sub>H</sub> to FFFF <sub>H</sub>
MB89F538L	4000 <sub>H</sub> to FFFF <sub>H</sub>
MB89537/537C	8000 <sub>H</sub> to FFFF <sub>H</sub>
MB89538/538C	4000 <sub>H</sub> to FFFF <sub>H</sub>

## PIN ASSIGNMENTS



\*1 : Package top pin assignments (MB89PV530 only)

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
65	A15	73	A1	81	O6	89	A8
66	A12	74	A0	82	O7	90	A13
67	A7	75	O1	83	O8	91	A14
68	A6	76	O2	84	$\overline{CE}$	92	Vcc
69	A5	77	O3	85	A10		
70	A4	78	V <sub>ss</sub>	86	$\overline{OE}$		
71	A3	79	O4	87	A11		
72	A2	80	O5	88	A9		

NC : Internal connection only. Not for use.

\*2 : Pin 10 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.


\*3 : Pin 25 and 26 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.

\*4 : The function of pin 57 depends on the model. For details, refer to "PIN DESCRIPTIONS" and "HANDLING DEVICES".

(Continued)

# MB89530 Series

(TOP VIEW)




(FPT-64P-M03)  
(FPT-64P-M09)

- \*1 : Pin 2 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.
- \*2 : Pin 17 and 18 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.
- \*3 : The function of pin 49 depends on the model. For details, refer to “**■PIN DESCRIPTIONS**” and “**■HANDLING DEVICES**”.

(Continued)





\*1 : Package top pin assignments (MB89PV530 only)

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
65	NC	73	A2	81	NC	89	OE
66	A15	74	A1	82	O4	90	NC
67	A12	75	A0	83	O5	91	A11
68	A7	76	NC	84	O6	92	A9
69	A6	77	O1	85	O7	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	CE	95	A14
72	A3	80	V <sub>ss</sub>	88	A10	96	V <sub>cc</sub>

NC : Internal connection only. Not for use.

\*2 : Pin 3 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.


\*3 : Pin 18 and 19 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.

\*4 : The function of pin 50 depends on the model. For details, refer to "PIN DESCRIPTIONS" and "HANDLING DEVICES".

(Continued)

# MB89530 Series

(Continued)



## ■ PIN DESCRIPTIONS

Pin no.			Pin name	I/O circuit type*7	Function
SH-DIP*1 MDIP*2	QFP*3 MQFP*4	LQFP*5 BCC*6			
30	23	22	X0	A	Connecting pins to crystal oscillator circuit or other oscillator circuit. The X0 pin can connect to an external clock. In that case, X1 is left open.
31	24	23	X1		
28	21	20	MOD0	B	Input pins for memory access mode setting. Connect directly to Vss.
29	22	21	MOD1		
27	20	19	$\overline{\text{RST}}$	C	Reset I/O pin. This pin has pull-up resistance with CMOS I/O or hysteresis input. At an internal reset request, an 'L' signal is output. An 'L' level input initializes the internal circuits.
56 to 49	49 to 42	48 to 41	P00 to P07	D	General purpose I/O ports.
48 to 41	41 to 34	40 to 33	P10 to P17	D	General purpose I/O ports.
40	33	32	P20/PWCK	E	General purpose I/O port.Resource I/O pin (hysteresis input).Hysteresis input. This pin also functions as a PWC input.
39	32	31	P21/ PPG01	D	General purpose I/O port.This pin also functions as the PPG01 output.
38	31	30	P22/ PPG02	D	General purpose I/O port.This pin also functions as the PPG02 output.
37	30	29	P23	D	General purpose I/O port.
36	29	28	P24	D	General purpose I/O port.
35	28	27	P25	D	General purpose I/O port.
34	27	26	P26	D	General purpose I/O port.
33	26	25	P27	D	General purpose I/O port.
58	51	50	P30/ PPG03/ MCO	D	General purpose I/O port.This pin also functions as the PPG03 output.
59	52	51	P31/SCK1 (UCK1) / LMCO	E	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as the UART/SIO clock input/output pin.
60	53	52	P32/SO1 (UO1)	D	General purpose I/O port.This pin also functions as the UART/SIO clock input/output pin.
61	54	53	P33/SI1 (UI1)	E	General purpose I/O port.Resource input/output pin (hysteresis input).This pin also functions as the UART/SIO serial data input pin.
62	55	54	P34/PTO2	D	General purpose I/O port.This pin also functions as the PWM time 2 output pin.
63	56	55	P35/PWC	E	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as a PWC input.

(Continued)

# MB89530 Series

Pin no.			Pin name	I/O circuit type*7	Function	
SH-DIP*1 MDIP*2	QFP*3 MQFP*4	LQFP*5 BCC*6				
1	58	57	P36/WTO	D	General purpose I/O port.Resource output.This pin also functions as the PWC output pin.	
2	59	58	P37/PTO1	D	General purpose I/O port.Resource output.This pin also functions as the PWM timer 1 output pin.	
3	60	59	P40/INT20/ EC	E	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as an external interrupt input or 16-bit timer/counter input.	
4	61	60	P41/INT21/ SCK2	E	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as an external interrupt input or SIO clock I/O pin.	
5	62	61	P42/INT22/ SO2/SDA	G	N-ch open drain output. Resource I/O pin (hysteresis only for INT22 input) . This pin also functions as an external interrupt input, SIO serial data output, or I <sup>2</sup> C data line.	
6	63	62	P43/INT23/ SI2/SCL	G	N-ch open drain output. Resource I/O pin (hysteresis only for INT23 input) . This pin also functions as an external interrupt, SIO serial data input, or I <sup>2</sup> C clock I/O pin.	
7	64	63	P44/INT24/ UCK2	E	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or UART clock I/O pin.	
8	1	64	P45/INT25/ UO2	E	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or UART data output pin.	
9	2	1	P46/INT26/ UI2	E	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or UART data input pin.	
10	3	2	P47/INT27/ ADST	E	except for MB89F 538L	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or A/D converter clock input pin.
			MOD2	B	MB89F 538L	Input pin for memory access mode setting. Connect to V <sub>SS</sub> directly.
11 to 18	4 to 11	3 to 10	P50/AN0 to P57/AN7	H	N-ch open drain output port. This pin also functions as an A/D converter analog input pin.	
22 to 24	15 to 17	14 to 16	P60/INT10 to P62/INT12	I	General purpose input port. Resource input pin (hysteresis input) . This pin also functions as an external interrupt input pin.	

(Continued)

# MB89530 Series

(Continued)

Pin no.			Pin name	I/O circuit type <sup>*7</sup>	Function	
SH-DIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP <sup>*3</sup> MQFP <sup>*4</sup>	LQFP <sup>*5</sup> BCC <sup>*6</sup>				
25	18	17	P63/INT13	I	Single-clock	General purpose input port. Resource input pin (hysteresis input) . This pin also functions as an external interrupt.
			X0A	A	Dual-clock	Connected pin for sub clock.
26	19	18	P64	J	Single-clock	General purpose input port.
			X1A	A	Dual-clock	Connected pin for sub clock.
64	57	56	V <sub>CC</sub>	—	Power supply pin.	
32	25	24	V <sub>SS</sub>	—	Ground pin (GND) .	
19	12	11	AV <sub>CC</sub>	—	A/D converter power supply pin.	
20	13	12	AVR	—	A/D converter reference voltage input pin.	
21	14	13	AV <sub>SS</sub>	—	A/D converter power supply pin. Used at the same voltage level as the V <sub>SS</sub> supply.	
57	50	49	C	—	MB89P538	If “Available” is selected for the step-down circuit stabilization time, V <sub>CC</sub> is fixed. If “Unavailable” is selected for the step-down circuit stabilization time, V <sub>SS</sub> is fixed.
					MB89PV530 MB89F538L MB89537/537C MB89538/538C	NC pin

\*1 : DIP-64P-M01

\*2 : MDP-64C-P02

\*3 : FPT-64P-M06

\*4 : MQP-64C-P01

\*5 : FPT-64P-M03/M09

\*6 : LCC-64P-M19

\*7 : For I/O circuit type, refer to “**■**I/O CIRCUIT TYPE” .

# MB89530 Series

External EPROM Socket Pin Function Descriptions (MB89PV530 only)

Pin no.		Pin name	I/O Circuit type*7	Function
MDIP*1	MQFP*2			
65	66	A15	O	Address output pins.
66	67	A12		
67	68	A7		
68	69	A6		
69	70	A5		
70	71	A4		
71	72	A3		
72	73	A2		
73	74	A1		
74	75	A0		
75	77	O1	I	Data input pins.
76	78	O2		
77	79	O3		
78	80	V <sub>SS</sub>	O	Power supply pin (GND) .
79	82	O4	I	Data input pins.
80	83	O5		
81	84	O6		
82	85	O7		
83	86	O8		
84	87	$\overline{CE}$	O	ROM chip enable pin. Outputs an “H” level signal in standby mode.
85	88	A10	O	Address output pin.
86	89	$\overline{OE}$	O	ROM output enable pin. Outputs “L” at all times.
87	91	A11	O	Address output pins.
88	92	A9		
89	93	A8		
90	94	A13	O	
91	95	A14	O	
92	96	V <sub>CC</sub>	O	EPROM power supply pin.
—	65 76 81 90	NC	O	Internally connected. These pins always left open.

\*1 : MDP-64C-P02

\*2 : MQP-64C-P01

\*3 : For I/O circuit type, refer to “■ I/O CIRCUIT TYPE” .





## I/O CIRCUIT TYPES

Type	Circuit	Remarks
A	<p>X1 (X1A) X0 (X0A) N-ch P-ch N-ch P-ch N-ch Standby control Clock input</p>	<ul style="list-style-type: none"> <li>Oscillator feedback resistance</li> <li>High speed side = approx. 1 MΩ</li> <li>Low speed side = approx. 10 MΩ</li> </ul>
B	<p>Mode input R</p>	<ul style="list-style-type: none"> <li>Hysteresis input</li> <li>Pull-down resistance built-in to MB89537/537C, MB89538/538C</li> </ul>
C	<p>Reset output Reset input R P-ch N-ch</p>	<ul style="list-style-type: none"> <li>Pull-up resistance approx. 50 kΩ</li> <li>Hysteresis input</li> </ul>
D	<p>Pull-up control resistor Digital output Digital output Port input R P-ch P-ch N-ch</p>	<ul style="list-style-type: none"> <li>CMOS I/O</li> <li>Software pull-up resistance can be used. Approx. 50 kΩ</li> </ul>
E	<p>Pull-up control resistors Digital output Digital output Port input Resource input R P-ch P-ch N-ch</p>	<ul style="list-style-type: none"> <li>CMOS I/O</li> <li>Software pull-up resistance can be used. Approx. 50 kΩ</li> </ul>

(Continued)

# MB89530 Series

(Continued)

Type	Circuit	Remarks
G		<ul style="list-style-type: none"> <li>• N-ch open drain output</li> <li>• Hysteresis input</li> <li>• CMOS input</li> </ul>
H		<ul style="list-style-type: none"> <li>• N-ch open drain output</li> <li>• Analog input (A/D converter)</li> </ul>
I		<ul style="list-style-type: none"> <li>• Hysteresis input</li> <li>• CMOS input</li> <li>• Software pull-up resistance can be used. Approx. 50 kΩ</li> </ul>
J		<ul style="list-style-type: none"> <li>• CMOS input</li> <li>• Software pull-up resistance can be used. Approx. 50 kΩ</li> </ul>



## ■ HANDLING DEVICES

### 1. Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded (to prevent latch-up) . When CMOS integrated circuit devices are subjected to applied voltages higher than  $V_{cc}$  at input and output pins (other than medium- and high-withstand voltage pins), or to voltages lower than  $V_{ss}$ , as well as when voltages in excess of rated levels are applied between the  $V_{cc}$  and  $V_{ss}$  pins, the phenomenon known as latch-up can occur.

When a latch-up condition occurs, supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

Also when switching power on or off to analog systems, care must be taken that analog power supplies ( $AV_{cc}$ , AVR) and analog input signals do not exceed the level of the digital power supply.

### 2. Power Supply Voltage Fluctuations

Keep supply voltage levels as stable as possible.

Even within the warranted operating range of the  $V_{cc}$  supply voltage, sudden changes in supply voltage can cause abnormal operation. As a measure for stability, it is recommended that the  $V_{cc}$  ripple fluctuation (peak to peak value) should be kept within 10% of the reference  $V_{cc}$  value on commercial power supply (50 Hz-60 Hz), and instantaneous voltage fluctuations such as at power-on and shutdown should be kept within a transient variability limit of 0.1V/ms.

### 3. Treatment of Unused Input Pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistance.

### 4. Treatment of NC Pins

Any pins marked 'NC' (not connected) must be left open.

### 5. Treatment of Power Supply Pins on Models with Built-in A/D Converter

Even when A/D converters are not in use, pins should be connected so that  $AV_{cc} = V_{cc}$ , and  $AV_{ss} = AVR = V_{ss}$ .

### 6. Precautions for Use of External Clock

Even when an external clock signal is used, an oscillator stabilization wait period is used after power-on reset, or escape from sub clock mode or stop mode.

### 7. Execution of Programs on RAM

Debugging of programs executed on RAM cannot be performed even when using the MB89PV530.

### 8. Wild Register Functions

Wild registers cannot be debugged with the MB89PV530 and tools. To verify operations, actual in-device testing on the MB89P538 or MB89F538L is advised.

# MB89530 Series


## 9. Details on Handling C Terminal of MB89530 Series

The MB89530 series contains the following products. The regulator integrated model and the regulator-less model have different performance characteristics.

Part No.	Operation Voltage	integrated model	Terminal type	Terminal treatments
MB89PV530	2.7 V to 5.5 V	Not included	NC terminal	Not required
MB89P538		Included	C terminal	Fixed to V <sub>CC</sub>
MB89537/537C	2.2 V to 3.6 V	Not included		NC terminal
MB89538/538C			Not required	
MB89F538L	2.3 V to 3.6 V			

Although these product models have the same internal resources, the operation sequence after a power-on reset is different between the regulator integrated model and regulator-less model.

The operation sequence after a power-on reset of each model is shown below.



As above, the regulator integrated model starts the CPU behind the regulator-less model. This is because the regulator requires a settling time for normal operation.

The MB89P538 offers a choice of regulator-integrated and regulator-less models selectable depending on the C-terminal treatment. Use the right one for your mask board.

## 10. Note to Noise In the External Reset Pin ( $\overline{RST}$ )

If the reset pulse applied to the external reset pin ( $\overline{RST}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin ( $\overline{RST}$ ).

## ■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F538L

### 1. Flash Memory

The flash memory is located between 4000<sub>H</sub> and FFFF<sub>H</sub> in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

### 2. Flash Memory Features

- 48 K byte×8-bit configuration : (16 K+8 K+8 K+16 K sectors)
- Automatic programming algorithm (Embedded algorithm\* : Equivalent to MBM29LV200)
- Includes an erase pause and restart function
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- Sector Erasing (sectors can be combined in any combination)
- No. of program/erase cycles : 10,000 (Min)

\* : Embedded Algorithm is a trademark of Advanced Micro Devices.

### 3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

### 4. Flash Memory Register

- FLASH control status register (FMCS)

Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Initial value
007A <sub>H</sub>	INTE	RDYINT	WE	RDY	Re-served	Re-served	—	Re-served	000X00-0 <sub>B</sub>
	R/W	R/W	R/W	R	R/W	R/W	—	R/W	

# MB89530 Series

## 5. Sector Configuration

The table below shows the sector configuration of flash memory and lists the addresses of each sector for both during CPU access a flash memory programming.

- Sector configuration of flash memory

FLASH Memory	CPU Address	Programmer Address*
16 K bytes	FFFF <sub>H</sub> to C000 <sub>H</sub>	1FFFF <sub>H</sub> to 1C000 <sub>H</sub>
8 K bytes	BFFF <sub>H</sub> to A000 <sub>H</sub>	1BFFF <sub>H</sub> to 1A000 <sub>H</sub>
8 K bytes	9FFF <sub>H</sub> to 8000 <sub>H</sub>	19FFF <sub>H</sub> to 18000 <sub>H</sub>
16 K bytes	7FFF <sub>H</sub> to 4000 <sub>H</sub>	17FFF <sub>H</sub> to 14000 <sub>H</sub>

\* : The programmer address is the address to be used instead of the CPU address when programming data from a parallel flash memory programmer. Use the programmer address on programming or erasing using a general-purpose parallel programmer.

## 6. ROM Programmer Adaptor and Recommended ROM Programmers

Part number	Package	Adaptor Part No.	Recommended Programmer Manufacturer and Model
		Sunhayato Corp.	Flash Support Group, Inc.
MB89F538L-101PF MB89F538L-201PF	FPT-64P-M06	FLASH-64QF-32DP-8LF	AF9708* AF9709*
MB89F538L-101PFM MB89F538L-201PFM	FPT-64P-M09	FLASH-64QF2-32DP-8LF2	
MB89F538L-101P-SH MB89F538L-201P-SH	DIP-64P-M01	FLASH-64SD-32DP-8LF	
MB89F538L-101PV4 MB89F538L-201PV4	LCC-64P-M19	FLASH-64BCC-32DP-8LF	

\* : For the version of the programmer, contact the Flash Support Group, Inc.

- Enquiries

Sunhayato Corp. : TEL : +81-3-3984-7791  
 : FAX : +81-3-3971-0535  
 : URL : <http://www.advantest.co.jp/en-index.shtml>  
 Flash Support Group, Inc. : FAX : +81-53-428-8377  
 : E-mail : [support@j-fsg.co.jp](mailto:support@j-fsg.co.jp)

## ■ ONE-TIME WRITING SPECIFICATIONS WITH PROM AND EPROM MICROCONTROLLERS

The MB89P538 has a PROM mode with functions equivalent to the MBM27C1001, allowing writing with a general purpose ROM writer using a proprietary adapter. Note, however, that the use of electronic signature mode is not supported.

- ROM writer adapters

With some ROM writers, stability of writing performance is enhanced by placing an 0.1μF capacitor between the Vcc and Vss pins. The following table lists adapters for use with ROM writers.

### ROM Writer Adapters

Part number	Package	Compatible adapter
MB89P538-101PF MB89P538-201PF	FPT-64P-M06	ROM-64QF-32DP-8LA2*
MB89P538-101PFM MB89P538-201PFM	FPT-64P-M09	ROM-64QF2-32DP-8LA
MB89P538-101P-SH MB89P538-201P-SH	DIP-64P-M01	ROM-64SD-32DP-8LA2*

Inquiries should be addressed to

Sunhayato Corp. : TEL : +81-3-3984-7791


FAX : +81-3-3971-0535

URL : <http://www.advantest.co.jp/en-index.shtml>

\* : Version 3 or later should be used.

- Memory map for EPROM mode

The following illustration shows a memory map for EPROM mode. There are no PROM options.




# MB89530 Series

- Recommended screening conditions

Before one-time writing of microcontroller programs to PROM, high temperature aging is recommended as a screening process for chips before they are mounted.

The following diagram shows the flow of the screening process.



- About writing yields

The nature of chips before one-time writing of microcontroller programs to PROM prevents the use of all-bit writing tests. Therefore it is not possible to guarantee writing yields of 100% in some cases.

## ■ EPROM WRITING TO PIGGY-BACK/EVALUATION CHIPS

This section describes methods of writing to EPROM on piggy-back/evaluation chips.

- EPROM model  
MBM27C512-20TV

- Writer adapter

For writing to EPROM using a ROM writer, use one of the writer adapters shown below (manufactured by Sunhayato Corp.) .

Package	Adapter socket model
LCC-32 (rectangular)	ROM-32LC-28DP-YG

Inquiries should be addressed to


Sunhayato Corp. : TEL : +81-3-3984-7791

FAX : +81-3-3971-0535

E-mail : <http://www.advantest.co.jp/en-index.shtml>

- Memory Space

### Piggy-back/Evaluation Memory Map




- Writing to EPROM

- 1) Set up the EPROM writer for the MBM27C512.
- 2) Load program data to the EPROM writer, in the area 4000H to FFFFH.
- 3) Use the EPROM writer to write to the area 4000H to FFFFH.

# MB89530 Series

## ■ BLOCK DIAGRAM



\*1 : P47/INT27/ADST pins except for MB89F538L, MOD2 pin for MB89F538L

\*2 : P63/INT13, P64 pins for single-clock, X0A, X1A pins for dual-clock




## ■ CPU CORE

### 1. Memory Space

The MB89530 series has 64 Kbytes of memory space, containing all I/O, data areas, and program areas. The I/O area is located at the lowest addresses, with the data area placed immediately above. The data area can be partitioned into register areas, stack areas, or direct access areas depending on the application. The program area is located at the opposite end of memory, closest to the highest addresses, and the highest part of this area is assigned to the tables of interrupt and reset vectors and vector call instructions. The following diagram shows the structure of memory space in the MB89530 series.

#### • Memory Map



\*1 : The external ROM area is on the MBM89PV530 only.

\*2 : Vector tables (reset, interrupt, vector call instructions)

# MB89530 Series

## 2. Registers


The F<sup>2</sup>MC-8L series has two types of registers, dedicated-use registers within the CPU, and general-purpose registers in memory.

The dedicated-use registers are the following.


- Program counter (PC) : 16 bits length, shows the location where instructions are stored.
- Accumulator (A) : 16 bits length, a temporary memory register for calculation operations.  
The lower byte is used for 8-bit data processing instructions.
- Temporary accumulator (T) : 16 bits length, performs calculations with the accumulator.  
The lower byte is used for 8-bit data processing instructions.
- Index register (IX) : 16 bits length, a register for index modification.
- Extra pointer (EP) : 16 bits length, a pointer indicating memory addresses.
- Stack pointer (SP) : 16 bits length, indicates stack areas.
- Program status (PS) : 16 bits length, contains register pointer and condition code.

16 bits		Initial value
← PC →	: Program counter	FFFD <sub>H</sub>
← A →	: Accumulator	Not fixed
← T →	: Temporary accumulator	Not fixed
← IX →	: Index register	Not fixed
← EP →	: Extra pointer	Not fixed
← SP →	: Stack pointer	Not fixed
← PS →	: Program status	I-flag = 0, IL1, 0 = 11 Other bits not fixed

In addition, the PS register can be divided so that the upper 8 bits are used as a register bank pointer (RP), and the lower 8 bits as a condition code register (CCR). (Refer to the following illustration.)



The RP register shows the address of the register bank currently being used, so that the RP value and the actual address are related by the conversion rule shown in the following illustration.



The CCR register has bits that show the content of results of calculations and transferred data, and bits that control CPU operation during interrupts.

- H-flag : Set to "1" if calculations result in carry or borrow operations from bit 3 to bit 4, otherwise set to "0". This flag is used for decimal correction instructions.
- I-flag : This flag is set to "1" if interrupts are enabled, and "0" if interrupts are prohibited. The default value at reset is "0".
- IL1, 0 : Indicates the level of the currently permitted interrupts. Only interrupt requests having a more powerful level than the value of these bits will be processed.

IL1	ILO	Interrupt level	Strength
0	0	1	Strong ↑ ↓ Weak
0	1		
1	0	2	
1	1	3	

- N-flag : Set to "1" if the highest bit is "1" after a calculation, otherwise cleared to "0".
- Z-flag : Set to "1" if a calculation result is "0", otherwise cleared to "0".
- V-flag : Set to "1" if a two's complement overflow results during a calculation, otherwise cleared to "0".
- C-flag : Set to "1" if a calculation results in a carry or borrow operation from bit 7, otherwise cleared to "0". This is also the shift-out value in a shift instruction.

In addition, the following general purpose registers are available.


General purpose registers: 8 bits length, used to contain data.

The general purpose registers are 8-bit registers located in memory. There are eight such registers per bank, and the MB89530 series have up to 32 banks for use. The bank currently in use is indicated by the register bank pointer (RP).

# MB89530 Series

- Register bank configuration

Address at this location  
 $= 0100_{\text{H}} + 8 \times (\text{RP})$



## ■ I/O MAP

Address	Register name	Register description	Write/Read	Initial value
00H	PDR0	Port 0 data register	R/W	XXXXXXXX <sub>B</sub>
01H	DDR0	Port 0 direction register	W	00000000 <sub>B</sub>
02H	PDR1	Port 1 data register	R/W	XXXXXXXX <sub>B</sub>
03H	DDR1	Port 1 direction register	W	00000000 <sub>B</sub>
04H to 06H	(Reserved area)			
07H	SYCC	System clock control register	R/W	X-1MM100 <sub>B</sub>
08H	STBC	Standby control register	R/W	00010-- <sub>B</sub>
09H	WDTC	Watchdog control register	R/W	0---XXXX <sub>B</sub>
0AH	TBTC	Time base timer control register	R/W	00---000 <sub>B</sub>
0BH	WPCR	Watch prescaler control register	R/W	00--0000 <sub>B</sub>
0CH	PDR2	Port 2 data register	R/W	XXXXXXXX <sub>B</sub>
0DH	DDR2	Port 2 direction register	R/W	00000000 <sub>B</sub>
0EH	PDR3	Port 3 data register	R/W	XXXXXXXX <sub>B</sub>
0FH	DDR3	Port 3 direction register	R/W	00000000 <sub>B</sub>
10H	PDR4	Port 4 data register	R/W	XXXX11XX <sub>B</sub>
11H	DDR4	Port 4 direction register	R/W	0000--00 <sub>B</sub>
12H	PDR5	Port 5 data register	R/W	11111111 <sub>B</sub>
13H	PDR6	Port 6 data register	R	XXXXXXXX <sub>B</sub>
14H to 21H	(Reserved area)			
22H	SMC11	Serial mode control register 1 (UART)	R/W	00000000 <sub>B</sub>
23H	SRC1	Serial route control register (UART)	R/W	--011000 <sub>B</sub>
24H	SSD1	Serial status and data register (UART)	R/W	00100-1X <sub>B</sub>
25H	SIDR1/ SODR1	Serial input/output data register (UART)	R/W	XXXXXXXX <sub>B</sub>
26H	SMC12	Serial mode control register 2 (UART)	R/W	--100001 <sub>B</sub>
27H	CNTR1	PWM control register 1	R/W	00000000 <sub>B</sub>
28H	CNTR2	PWM control register 2	R/W	000-0000 <sub>B</sub>
29H	CNTR3	PWM control register 3	R/W	-000--- <sub>B</sub>
2AH	COMR1	PWM compare register 1	W	XXXXXXXX <sub>B</sub>
2BH	COMR2	PWM compare register 2	W	XXXXXXXX <sub>B</sub>
2CH	PCR1	PWC pulse width control register 1	R/W	000--000 <sub>B</sub>
2DH	PCR2	PWC pulse width control register 2	R/W	00000000 <sub>B</sub>
2EH	RLBR	PWC reload buffer register	R/W	XXXXXXXX <sub>B</sub>
2FH	SMC21	Serial mode control register 1 (UART/SIO)	R/W	00000000 <sub>B</sub>
30H	SMC22	Serial mode control register 2 (UART/SIO)	R/W	00000000 <sub>B</sub>
31H	SSD2	Serial status and data register (UART/SIO)	R/W	00001-- <sub>B</sub>
32H	SIDR2/ SODR2	Serial data register (UART/SIO)	R/W	XXXXXXXX <sub>B</sub>

(Continued)

# MB89530 Series

Address	Register name	Register description	Write/Read	Initial value
33 <sub>H</sub>	SRC2	Baud rate generator reload register	R/W	XXXXXXXX <sub>B</sub>
34 <sub>H</sub>	ADC1	A/D control register 1	R/W	000000-0 <sub>B</sub>
35 <sub>H</sub>	ADC2	A/D control register 2	R/W	-0000001 <sub>B</sub>
36 <sub>H</sub>	ADDL	A/D data register low	R/W	XXXXXXXX <sub>B</sub>
37 <sub>H</sub>	ADDH	A/D data register high	R/W	-----00 <sub>B</sub>
38 <sub>H</sub>	PPGC2	PPG2 control register (12-bit PPG)	R/W	00000000 <sub>B</sub>
39 <sub>H</sub>	PRL22	PPG2 reload register 2 (12-bit PPG)	R/W	0X000000 <sub>B</sub>
3A <sub>H</sub>	PRL21	PPG2 reload register 1 (12-bit PPG)	R/W	XX000000 <sub>B</sub>
3B <sub>H</sub>	PRL23	PPG2 reload register 3 (12-bit PPG)	R/W	XX000000 <sub>B</sub>
3C <sub>H</sub>	TMCR	16-bit timer control register	R/W	--000000 <sub>B</sub>
3D <sub>H</sub>	TCHR	16-bit timer counter register high	R/W	00000000 <sub>B</sub>
3E <sub>H</sub>	TCLR	16-bit timer counter register low	R/W	00000000 <sub>B</sub>
3F <sub>H</sub>	EIC1	External interrupt 1 control register 1	R/W	00000000 <sub>B</sub>
40 <sub>H</sub>	EIC2	External interrupt 1 control register 2	R/W	00000000 <sub>B</sub>
41 <sub>H</sub> to 48 <sub>H</sub>	(Reserved area)			
49 <sub>H</sub>	DDCR	DDC select register	R/W	-----0 <sub>B</sub>
4A <sub>H</sub> to 4B <sub>H</sub>	(Reserved area)			
4C <sub>H</sub>	PPGC1	PPG1 control register (12-bit PPG)	R/W	00000000 <sub>B</sub>
4D <sub>H</sub>	PRL12	PPG1 reload register 2 (12-bit PPG)	R/W	0X000000 <sub>B</sub>
4E <sub>H</sub>	PRL11	PPG1 reload register 1 (12-bit PPG)	R/W	XX000000 <sub>B</sub>
4F <sub>H</sub>	PRL13	PPG1 reload register 3 (12-bit PPG)	R/W	XX000000 <sub>B</sub>
50 <sub>H</sub>	IACR	I <sup>2</sup> C address control register	R/W	-----000 <sub>B</sub>
51 <sub>H</sub>	IBSR	I <sup>2</sup> C bus status register	R	00000000 <sub>B</sub>
52 <sub>H</sub>	IBCR	I <sup>2</sup> C bus control register	R/W	00000000 <sub>B</sub>
53 <sub>H</sub>	ICCR	I <sup>2</sup> C clock control register	R/W	000XXXXX <sub>B</sub>
54 <sub>H</sub>	IADR	I <sup>2</sup> C address register	R/W	-XXXXXXXX <sub>B</sub>
55 <sub>H</sub>	IDAR	I <sup>2</sup> C data register	R/W	XXXXXXXX <sub>B</sub>
56 <sub>H</sub>	EIE2	External interrupt 2 control register	R/W	00000000 <sub>B</sub>
57 <sub>H</sub>	EIF2	External interrupt 2 flag register	R/W	-----0 <sub>B</sub>
58 <sub>H</sub>	RCR1	6-bit PPG control register 1	R/W	00000000 <sub>B</sub>
59 <sub>H</sub>	RCR2	6-bit PPG control register 2	R/W	0X000000 <sub>B</sub>
5A <sub>H</sub>	CKR	Clock output control register	R/W	-----00 <sub>B</sub>
5B <sub>H</sub> to 6F <sub>H</sub>	(Reserved area)			
70 <sub>H</sub>	SMR	Serial mode register (SIO)	R/W	00000000 <sub>B</sub>
71 <sub>H</sub>	SDR	Serial data register (SIO)	R/W	XXXXXXXX <sub>B</sub>
72 <sub>H</sub>	PURR0	Port 0 pull-up resistance register	R/W	11111111 <sub>B</sub>
73 <sub>H</sub>	PURR1	Port 1 pull-up resistance register	R/W	11111111 <sub>B</sub>
74 <sub>H</sub>	PURR2	Port 2 pull-up resistance register	R/W	11111111 <sub>B</sub>
75 <sub>H</sub>	PURR3	Port 3 pull-up resistance register	R/W	11111111 <sub>B</sub>

(Continued)

(Continued)

Address	Register name	Register description	Write/Read	Initial value
76 <sub>H</sub>	PURR4	Port 4 pull-up resistance register	R/W	1111--11 <sub>B</sub>
77 <sub>H</sub>	WREN	Wild register enable register	R/W	--000000 <sub>B</sub>
78 <sub>H</sub>	WROR	Wild register data test register	R/W	--000000 <sub>B</sub>
79 <sub>H</sub>	PURR6	Port 6 pull-up resistance register	R/W	---11111 <sub>B</sub>
7A <sub>H</sub>	FMCS	Flash control status register	R/W	000X00 - 0 <sub>B</sub>
7B <sub>H</sub>	ILR1	Interrupt level setting register 1	W	11111111 <sub>B</sub>
7C <sub>H</sub>	ILR2	Interrupt level setting register 2	W	11111111 <sub>B</sub>
7D <sub>H</sub>	ILR3	Interrupt level setting register 3	W	11111111 <sub>B</sub>
7E <sub>H</sub>	ILR4	Interrupt level setting register 4	W	11111111 <sub>B</sub>
7F <sub>H</sub>	ITR	Interrupt test register	Access prohibited	XXXXXX00 <sub>B</sub>
C80 <sub>H</sub>	WRARH1	Upper address setting register 1	R/W	XXXXXXXX <sub>B</sub>
C81 <sub>H</sub>	WRARL1	Lower address setting register 1	R/W	XXXXXXXX <sub>B</sub>
C82 <sub>H</sub>	WRDR1	Data setting register 1	R/W	XXXXXXXX <sub>B</sub>
C83 <sub>H</sub>	WRARH2	Upper address setting register 2	R/W	XXXXXXXX <sub>B</sub>
C84 <sub>H</sub>	WRARL2	Lower address setting register 2	R/W	XXXXXXXX <sub>B</sub>
C85 <sub>H</sub>	WRDR2	Data setting register 2	R/W	XXXXXXXX <sub>B</sub>
C86 <sub>H</sub>	WRARH3	Upper address setting register 3	R/W	XXXXXXXX <sub>B</sub>
C87 <sub>H</sub>	WRARL3	Lower address setting register 3	R/W	XXXXXXXX <sub>B</sub>
C88 <sub>H</sub>	WRDR3	Data setting register 3	R/W	XXXXXXXX <sub>B</sub>
C89 <sub>H</sub>	WRARH4	Upper address setting register 4	R/W	XXXXXXXX <sub>B</sub>
C8A <sub>H</sub>	WRARL4	Lower address setting register 4	R/W	XXXXXXXX <sub>B</sub>
C8B <sub>H</sub>	WRDR4	Data setting register 4	R/W	XXXXXXXX <sub>B</sub>
C8C <sub>H</sub>	WRARH5	Upper address setting register 5	R/W	XXXXXXXX <sub>B</sub>
C8D <sub>H</sub>	WRARL5	Lower address setting register 5	R/W	XXXXXXXX <sub>B</sub>
C8E <sub>H</sub>	WRDR5	Data setting register 5	R/W	XXXXXXXX <sub>B</sub>
C8F <sub>H</sub>	WRARH6	Upper address setting register 6	R/W	XXXXXXXX <sub>B</sub>
C90 <sub>H</sub>	WRARL6	Lower address setting register 6	R/W	XXXXXXXX <sub>B</sub>
C91 <sub>H</sub>	WRDR6	Data setting register 6	R/W	XXXXXXXX <sub>B</sub>

• Description of write/read symbols :

R/W : read/write enabled

R : Read only

W : Write only

• Description of initial values :

0 : This bit initialized to "0".

1 : This bit initialized to "1".

X : The initial value of this bit is not determined.

M : The initial value of this bit is a mask option.

- : This bit is not used.

Note : Do not use reserved spaces.

# MB89530 Series

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

(AV<sub>SS</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Supply voltage*1	V <sub>CC</sub> AV <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 4.0	V	MB89537/538 MB89537C/538C
	AVR	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 4.0	V	MB89F538L *2
	V <sub>CC</sub> AV <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	MB89P538 MB89PV530
	AVR	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	*2
Input voltage*1	V <sub>I</sub>	V <sub>SS</sub> - 0.3	V <sub>CC</sub> + 0.3	V	Other than P42, P43
		V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	Only P42, P43
Output voltage*1	V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>CC</sub> + 0.3	V	Other than P42, P43
		V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	Only P42, P43
Maximum clamp current	I <sub>CLAMP</sub>	- 2.0	+ 2.0	mA	*3
Total maximum clamp current	∑   I <sub>CLAMP</sub>	—	20	mA	*3
"L" level maximum output current	I <sub>OL</sub>	—	15	mA	
"L" level average output current	I <sub>OLAV</sub>	—	4	mA	Average value (operating current × operating duty)
"L" level maximum total output current	∑ I <sub>OL</sub>	—	100	mA	
"L" level average total output current	∑ I <sub>OLAV</sub>	—	40	mA	Average value (operating current × operating duty)
"H" level maximum output current	I <sub>OH</sub>	—	-15	mA	
"H" level average output current	I <sub>OHAV</sub>	—	-4	mA	Average value (operating current × operating duty)
"H" level maximum total output current	∑ I <sub>OH</sub>	—	-50	mA	
"H" level average total output current	∑ I <sub>OHAV</sub>	—	-20	mA	Average value (operating current × operating duty)
Current consumption	P <sub>D</sub>	—	300	mW	
Operating temperature	T <sub>A</sub>	-40	+85	°C	
Storage temperature	T <sub>stg</sub>	-55	+150	°C	

\*1 : The parameter is based on AV<sub>SS</sub> = V<sub>SS</sub> = 0 V


\*2 : AV<sub>CC</sub> and V<sub>CC</sub> are to be used at the same potential. AVR should not exceed AV<sub>CC</sub> + 0.3 V.

(Continued)



(Continued)

- \*3 : • Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P50 to P57, P60 to P64
- Use within recommended operating conditions.
- Use at DC voltage (current) .
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# MB89530 Series

## 2. Recommended Operating Conditions


(AVss = Vss = 0 V)

Parameter	Symbol	Value		Unit	Remarks	
		Min	Max			
Supply voltage	V <sub>CC</sub> , AV <sub>CC</sub>	2.2*	3.6	V	Range warranted for normal operation	MB89537/538 MB89537C/538C
		1.5	3.6	V	RAM status in stop mode	
		2.4	3.6	V	Range warranted for normal operation	MB89F538L
		1.5	3.6	V	RAM status in stop mode	
		2.7*	5.5	V	Range warranted for normal operation	MB89P538 MB89PV530
	1.5	5.5	V	RAM status in stop mode		
	AVR	2.4	AV <sub>CC</sub>	V		
Operating temperature	T <sub>A</sub>	-40	+85	°C		


\* : Varies according to frequency used, and instruction cycle.

Refer to “•Operating voltage vs. operating frequency (MB89537/MB89538/MB89537C/MB89538C)”, “•Operating voltage vs. operating frequency (MB89P538/MB89PV530)” and “5. A/D Converter Electrical Characteristics”.

### •Operating voltage vs. operating frequency (MB89537/MB89538/MB89537C/MB89538C)




## •Operating voltage vs. operating frequency (MB89F538L)



# MB89530 Series

## •Operating voltage vs. operating frequency (MB89P538/MB89PV530)



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# MB89530 Series

## 3. DC Characteristics

( $V_{CC} = V_{CC} = 3.0\text{ V}$ ,  $V_{SS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	$V_{IH}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, SI1, SI2	—	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
	$V_{IHS}$	RST, MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	
	$V_{IHSMB}$	SCL, SDA	—	$V_{SS} + 1.4$	—	$V_{SS} + 5.5$	V	With SMB input buffer selected*
	$V_{IH2C}$		—	$0.7 V_{CC}$	—	$V_{SS} + 5.5$	V	With I <sup>2</sup> C input buffer selected*
“L” level input voltage	$V_{IL}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, SI1, SI2	—	$V_{SS} - 0.3$	—	$0.3 V_{CC}$	V	
	$V_{ILS}$	RST, MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST	—	$V_{SS} - 0.3$	—	$0.2 V_{CC}$	V	
	$V_{ILSMB}$	SCL, SDA	—	$V_{SS} - 0.3$	—	$V_{SS} + 0.6$	V	With SMB input buffer selected*
	$V_{IL2C}$		—	$V_{SS} - 0.3$	—	$0.3 V_{CC}$	V	With I <sup>2</sup> C input buffer selected*
Open drain output applied voltage	$V_{D1}$	P50 to P57	—	$V_{SS} - 0.3$	—	$V_{CC} + 0.3$	V	
	$V_{D2}$	P42, P43				$V_{SS} + 5.5$	V	
“H” level output voltage	$V_{OH}$	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40, P41, P44 to P47	$I_{OH} = -2.0\text{ mA}$	2.4	—	—	V	
		P25 to P27	$I_{OH} = -3.0\text{ mA}$					
“L” level output voltage	$V_{OL}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, RST	$I_{OL} = 4.0\text{ mA}$	—	—	0.4	V	
Input leak current (Hi-Z output leak current)	$I_{LI}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P64	$0.0\text{ V} < V_I < V_{CC}$	-5	—	+5	$\mu\text{A}$	With no pull-up resistance specified

(Continued)

# MB89530 Series

(Continued)

( $AV_{CC} = V_{CC} = 3.0\text{ V}$ ,  $AV_{SS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Open drain output leak current	$I_{LIOD}$	P42, P43	$0.0\text{ V} < V_i < V_{SS} + 5.5\text{ V}$	—	—	5	$\mu\text{A}$	
Pull-up resistance	$R_{PULL}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P60 to P64, $\overline{\text{RST}}$	$V_i = 0.0\text{ V}$	25	50	100	$\text{k}\Omega$	With pull-up resistance is selected. The $\overline{\text{RST}}$ signal is excluded.
Supply current	$I_{CC1}$	$V_{CC}$	$F_{CH} = 10.0\text{ MHz}$ $t_{inst} = 0.4\text{ }\mu\text{s}$	—	6	10	$\text{mA}$	Normal operation
				—	—	45	$\text{mA}$	Flash memory programming/erase MB89F538L
	$I_{CC2}$		$F_{CH} = 10.0\text{ MHz}$ $t_{inst} = 6.4\text{ }\mu\text{s}$	—	1.5	3	$\text{mA}$	
	$I_{CCS1}$		$F_{CH} = 10.0\text{ MHz}$ $t_{inst} = 0.4\text{ }\mu\text{s}$	—	2	4	$\text{mA}$	Sleep mode
	$I_{CCS2}$		$F_{CH} = 10.0\text{ MHz}$ $t_{inst} = 6.4\text{ }\mu\text{s}$	—	1	2	$\text{mA}$	Sleep mode
	$I_{CCL}$		$F_{CL} = 32.768\text{ kHz}$	—	1	3	$\text{mA}$	Sub mode MB89P538/PV530
			$F_{CL} = 32.768\text{ kHz}$ $T_A = +25\text{ }^\circ\text{C}$	—	35	90	$\mu\text{A}$	Sub mode MB89F538L
			$F_{CL} = 32.768\text{ kHz}$	—	20	50	$\mu\text{A}$	Sub mode MB89537/538 MB89537C/538C
	$I_{CCLS}$		$F_{CL} = 32.768\text{ kHz}$	—	15	30	$\mu\text{A}$	Sub, sleep modes Except MB89F538L
			$F_{CL} = 32.768\text{ kHz}$ $T_A = +25\text{ }^\circ\text{C}$	—	15	30	$\mu\text{A}$	Watch mode, main stop MB89F538L
	$I_{CCT}$		$F_{CL} = 32.768\text{ kHz}$	—	5	15	$\mu\text{A}$	Watch mode, main stop Except MB89F538L
			$F_{CL} = 32.768\text{ kHz}$ $T_A = +25\text{ }^\circ\text{C}$	—	5	15	$\mu\text{A}$	Sub, sleep modes MB89F538L
	$I_{CCH}$		$T_A = +25\text{ }^\circ\text{C}$	—	1	5	$\mu\text{A}$	Sub, stop modes
	$I_A$		$AV_{CC}$	$F_{CH} = 10.0\text{ MHz}$	—	1	3	$\text{mA}$
$T_A = +25\text{ }^\circ\text{C}$		—		1	5	$\mu\text{A}$	A/D stopped	
Input capacitance	$C_{IN}$	Except $V_{CC}$ , $V_{SS}$ , $AV_{CC}$ , $AV_{SS}$	$f = 1\text{ MHz}$	—	5	15	$\text{pF}$	

\* : The MB89PV530/P538/F538L/537C/538C have a built-in I<sup>2</sup>C function, and a choice of input buffers by software setting. The MB89537/538 have no built-in I<sup>2</sup>C functions, and therefore this standard does not apply.

## 4. AC Characteristics


### (1) Reset Timing

( $V_{CC} = 3.0\text{ V}$ ,  $A_{VSS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
$\overline{\text{RST}}$ "L" pulse width	$t_{\text{ZLZH}}$	—	48 $t_{\text{HCYL}}$	—	ns

Notes : •  $t_{\text{HCYL}}$  is the main clock oscillator period.

- If the reset pulse applied to the external reset pin ( $\overline{\text{RST}}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin ( $\overline{\text{RST}}$ ).




### (2) Power-on Reset

( $A_{VSS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min	Max		
Power on time	$t_{\text{R}}$	—	0.5	50	ms	
Power shutoff time	$t_{\text{OFF}}$	—	1	—	ms	Waiting time until power-on

Note : Be sure that the power supply will come on within the selected oscillator stabilization period. Also, when varying the supply voltage during operation, it is recommended that the supply voltage be increased gradually.




# MB89530 Series

## (3) Clock Timing Standards

(AVSS = VSS = 0 V, TA = -40 °C to +85 °C)


Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	F <sub>CH</sub>	X0, X1	—	1	—	12.5	MHz	Main clock
	F <sub>CL</sub>	X0A, X1A		—	32.768	—	kHz	Sub clock
Clock cycle time	t <sub>HCYL</sub>	X0, X1		80	—	1000	ns	Main clock
	t <sub>LCYL</sub>	X0A, X1A		—	30.5	—	μs	Sub clock
Input clock pulse width	P <sub>WH</sub> P <sub>WL</sub>	X0		20	—	—	ns	External clock
	P <sub>WHL</sub> P <sub>WLL</sub>	X0A		—	15.2	—	μs	External clock
Input clock rise, fall time	t <sub>CR</sub> t <sub>CF</sub>	X0		—	—	10	ns	External clock

- X0, X1 timing and application conditions




- Clock application conditions

Using a crystal oscillator  
or  
ceramic oscillator




Using an external clock  
signal






• X0A, X1A timing and application conditions




• Clock application conditions

Using a crystal oscillator  
or  
ceramic oscillator



Using an external clock  
signal



## (4) Instruction Cycle

(A<sub>VSS</sub> = V<sub>SS</sub> = 0 V, T<sub>A</sub> = -40 °C to +85 °C)

Parameter	Symbol	Rated value	Unit	Remarks
Instruction cycle (minimum instruction execution time)	t <sub>inst</sub>	4/F <sub>CH</sub> , 8/F <sub>CH</sub> , 16/F <sub>CH</sub> , 64/F <sub>CH</sub>	μs	Operating at F <sub>CH</sub> = 12.5 MHz (4/F <sub>CH</sub> ) t <sub>inst</sub> = 0.32 μs
		2/F <sub>CL</sub>	μs	Operating at F <sub>CL</sub> = 32.768 kHz t <sub>inst</sub> = 61.036 μs


# MB89530 Series

## (5) Serial I/O Timing

( $V_{CC} = 3.0\text{ V}$ ,  $A_{VSS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK, UCK	Internal clock operation	$2 t_{inst}$	—	$\mu\text{s}$
SCK $\downarrow$ →SO	$t_{SLOV}$	SCK, SO, UCK, UO		-200	+200	ns
Valid SI→SCK $\uparrow$	$t_{VSH}$	SI, SCK, UI, UCK		200	—	ns
SCK $\uparrow$ → valid SI hold time	$t_{SHIX}$	SCK, SI, UCK, UI		200	—	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCK, UCK	External clock operation	$1 t_{inst}$	—	$\mu\text{s}$
Serial clock "L" pulse width	$t_{SLSH}$			$1 t_{inst}$	—	$\mu\text{s}$
SCK $\downarrow$ →SO time	$t_{SLOV}$	SCK, SO, UCK, UO		0	200	ns
Valid SI→SCK $\uparrow$	$t_{VSH}$	SI, SCK, UI, UCK		200	—	ns
SCK $\uparrow$ → valid SI hold time	$t_{SHIX}$	SCK, SI, UCK, UI		200	—	ns

Note : For  $t_{inst}$  refer to "(4) Instruction Cycle".




## (6) Peripheral Input Timing

( $V_{CC} = 3.0\text{ V}$ ,  $AV_{SS} = V_{SS} = 0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Peripheral input "H" level pulse width 1	$t_{LIH1}$	INT10 to INT13, INT20 to INT27, EC, PWC, PWCK	—	$2 t_{inst}$	—	$\mu\text{s}$
Peripheral input "L" level pulse width 1	$t_{HIL1}$		—	$2 t_{inst}$	—	$\mu\text{s}$
Peripheral input "H" level pulse width 2	$t_{LIH2}$	ADST	—	$2^8 t_{inst}$	—	$\mu\text{s}$
Peripheral input "L" level pulse width 2	$t_{HIL2}$		—	$2^8 t_{inst}$	—	$\mu\text{s}$

Note : For  $t_{inst}$  refer to "(4) Instruction Cycle".



# MB89530 Series

## (7) I<sup>2</sup>C Timing


(V<sub>CC</sub> = 3.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V, T<sub>A</sub> = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Start condition output	t <sub>STA</sub>	SCL SDA	—	$1/4 t_{inst} \times m \times n - 20$	$1/4 t_{inst} \times m \times n + 20$	ns	Master only
Stop condition output	t <sub>STO</sub>	SCL SDA	—	$1/4 t_{inst} \times (m \times n + 8) - 20$	$1/4 t_{inst} \times (m \times n + 8) + 20$	ns	Master only
Start condition detection	t <sub>STA</sub>	SCL SDA	—	$1/4 t_{inst} \times 6 + 40$	—	ns	
Stop condition detection	t <sub>STO</sub>	SCL SDA	—	$1/4 t_{inst} \times 6 + 40$	—	ns	
Restart condition output	t <sub>STASU</sub>	SCL SDA	—	$1/4 t_{inst} \times (m \times n + 8) - 20$	$1/4 t_{inst} \times (m \times n + 8) + 20$	ns	Master only
Restart condition detection	t <sub>STASU</sub>	SCL SDA	—	$1/4 t_{inst} \times 4 + 40$	—	ns	
SCL output “L” width	t <sub>LOW</sub>	SCL	—	$1/4 t_{inst} \times m \times n - 20$	$1/4 t_{inst} \times m \times n + 20$	ns	Master only
SCL output “H” width	t <sub>HIGH</sub>	SCL	—	$1/4 t_{inst} \times (m \times n + 8) - 20$	$1/4 t_{inst} \times (m \times n + 8) + 20$	ns	Master only
SDA output delay time	t <sub>DO</sub>	SDA	—	$1/4 t_{inst} \times 4 - 20$	$1/4 t_{inst} \times 4 + 20$	ns	
Setup after SDA output interrupt interval	t <sub>DOSU</sub>	SDA	—	$1/4 t_{inst} \times 4 - 20$	—	ns	
SCL input “L” width	t <sub>LOW</sub>	SCL	—	$1/4 t_{inst} \times 6 + 40$	—	ns	
SCL input “H” width	t <sub>HIGH</sub>	SCL	—	$1/4 t_{inst} \times 2 + 40$	—	ns	
SDA input setup	t <sub>SU</sub>	SDA	—	40	—	ns	
SDA input hold	t <sub>HO</sub>	SDA	—	0	—	ns	


Notes : • For t<sub>inst</sub> refer to “(4) Instruction Cycle”.

- The value “m” in the above table is the value from the shift clock frequency setting bits (CS4-CS3) in the I<sup>2</sup>C clock control register “ICCR”. For details, refer to the register description in the hardware manual.
- The value ‘n’ in the above table is the value from the shift clock frequency setting bits (CS2-CS0) in the I<sup>2</sup>C clock control register “ICCR”. For details, refer to the register description in the hardware manual.
- t<sub>DOSU</sub> appears when the interrupt period is longer than the SCL “L” width.
- The rated values for SDA and SCL assume a start up time of 0 ns.

- I<sup>2</sup>C interface [Data sending (master/slave) ]



- I<sup>2</sup>C interface [Data sending (master/slave) ]



# MB89530 Series

## 5. A/D Converter Electrical Characteristics

### (1) MB89537/538/537C/538C

( $V_{CC} = 2.4 \text{ V to } 3.6 \text{ V}$ ,  $AV_{SS} = V_{SS} = 0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Resolution capability	—	—	—	—	—	10	bit	AV <sub>CC</sub> = V <sub>CC</sub>
Total error			—	—	±3.0	LSB		
Linear error			—	—	±2.5	LSB		
Differential linear error			—	—	±1.9	LSB		
Zero transition voltage	V <sub>OT</sub>	—	AVR = AV <sub>CC</sub>	AV <sub>SS</sub> – 1.5 LSB	AV <sub>SS</sub> + 0.5 LSB	AV <sub>SS</sub> + 2.5 LSB	mV	
Full scale transition voltage	V <sub>FST</sub>		AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 1.5 LSB	mV		
Inter-channel variation	—	—	—	—	—	4.0	LSB	
Conversion time	—			—	60 t <sub>inst</sub>	—	μs	*
Sampling time	—			—	16 t <sub>inst</sub>	—	μs	
Analog input current	I <sub>AIN</sub>			AN0 to AN7	—	—	—	10
Analog input voltage	V <sub>AIN</sub>	AV <sub>SS</sub>	—			AVR	V	
Reference voltage	—	AVR	A/D running	AV <sub>SS</sub> +	—	AV <sub>CC</sub>	V	
Reference voltage supply current	I <sub>R</sub>			—	200	—	μA	
	I <sub>RH</sub>			A/D off	—	—	5	μA

\* : Includes sampling time

### (2) MB89F538L

( $V_{CC} = 2.4 \text{ V to } 3.6 \text{ V}$ ,  $AV_{SS} = V_{SS} = 0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Resolution capability	—	—	—	—	—	10	bit	AV <sub>CC</sub> = V <sub>CC</sub>
Total error			—	—	±3.0	LSB		
Linear error			—	—	±2.5	LSB		
Differential linear error			—	—	±1.9	LSB		
Zero transition voltage	V <sub>OT</sub>	—	AVR = AV <sub>CC</sub>	AV <sub>SS</sub> – 1.5 LSB	AV <sub>SS</sub> + 0.5 LSB	AV <sub>SS</sub> + 2.5 LSB	mV	
Full scale transition voltage	V <sub>FST</sub>		AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 1.5 LSB	mV		
Inter-channel variation	—	—	—	—	—	4.0	LSB	
Conversion time	—			—	60 t <sub>inst</sub>	—	μs	*
Sampling time	—			—	16 t <sub>inst</sub>	—	μs	
Analog input current	I <sub>AIN</sub>			AN0 to AN7	—	—	—	10
Analog input voltage	V <sub>AIN</sub>	0	—			AVR	V	
Reference voltage	—	AVR	A/D running	AV <sub>SS</sub> +	—	AV <sub>CC</sub>	V	
Reference voltage supply current	I <sub>R</sub>			—	200	—	μA	
	I <sub>RH</sub>			A/D off	—	—	5	μA

\* : Includes sampling time

# MB89530 Series

## (3) MB89P538/PV530

( $V_{CC} = 2.4 \text{ V to } 3.6 \text{ V}$ ,  $AV_{SS} = V_{SS} = 0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Resolution capability	—	—	—	—	—	10	bit	$AV_{CC} = V_{CC}$
Total error			—	—	$\pm 3.0$	LSB		
Linear error			—	—	$\pm 2.5$	LSB		
Differential linear error			—	—	$\pm 1.9$	LSB		
Zero transition voltage			$V_{OT}$	—	$AVR = AV_{CC}$	$AV_{SS} - 1.5 \text{ LSB}$	$AV_{SS} + 0.5 \text{ LSB}$	
Full scale transition voltage	$V_{FST}$	$AVR - 3.5 \text{ LSB}$	$AVR - 1.5 \text{ LSB}$			$AVR + 1.5 \text{ LSB}$	mV	
Inter-channel variation	—	—	—	—	—	4.0	LSB	
Conversion time				—	$60 t_{inst}$	—	$\mu\text{s}$	*
Sampling time				—	$16 t_{inst}$	—	$\mu\text{s}$	
Analog input current	$I_{AIN}$	AN0 to AN7	—	—	—	10	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$			0	—	AVR	V	
Reference voltage	—	AVR	—	$AV_{SS} +$	—	$AV_{CC}$	V	
Reference voltage supply current	$I_R$			A/D running	—	400	—	$\mu\text{A}$
	$I_{RH}$			A/D off	—	—	5	$\mu\text{A}$

\* : Includes sampling time

# MB89530 Series

## (4) A/D Converter Terms and Definitions

- Resolution

The level of analog variation that can be distinguished by the A/D converter.

- Linear error (unit : LSB)


The deviation between the value along a straight line connecting the zero transition point (“00 0000 0000” ↔ “00 0000 0001”) of a device and the full-scale transition point (“11 1111 1110” ↔ “11 1111 1111”), compared with the actual conversion values obtained.

- Differential linear error (Unit : LSB)

The deviation from the theoretical input voltage required to produce a change of 1 LSB in output code.

- Total error (Unit : LSB)





The difference between theoretical conversion value and actual conversion value.



(Continued)



(Continued)



Analog input linear error in digital output N = 
$$\frac{V_{NT} - \{1 \text{ LSB} \times N + V_{OT}\}}{1 \text{ LSB}}$$

Differential linear error in digital output N = 
$$\frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1$$

# MB89530 Series


## (5) Precautionary Information

### • Input Impedance of Analog Input Pins

The A/D converter has a sample & hold circuit as shown below, which uses a sample-and-hold capacitor to obtain the voltage at the analog input pin for 8 instruction cycles following the start of A/D conversion. For this reason if the external circuits providing the analog input signal have high output impedance, the analog input voltage may not stabilize within the analog input sampling time. It is therefore recommended that the output impedance of external circuits be reduced to 10 k $\Omega$  or less.


### • MB89537/537C/538/538C/F538L Analog Input Equivalent Circuit

If analog input impedance is 10 k $\Omega$  or more, the use of a capacitor of approximately 0.1  $\mu$ F is recommended.



### • MB89P538 and MB89PV530 Analog Input Equivalent Circuit

If analog input impedance is 10 k $\Omega$  or more, the use of a capacitor of approximately 0.1  $\mu$ F is recommended.



### • About error

The smaller the absolute value  $|AVR - AV_{ssl}|$  is, the greater the relative error becomes.

## 6. Flash Memory

- Flash memory programming/erase characteristics


Parameter		Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Sector erase time	Per 1 sector, Constant value independent with sector capacitance	T <sub>A</sub> = +25 °C, V <sub>CC</sub> = 3.3 V	—	1	15	s	*
Programming time	Per 1 byte		—	8	3600	μs	
Chip erase time			—	5	—	s	*
Program/Erase cycle		—	10000	—	—	cycle	

\* : Excludes internal programming time before erase.


# MB89530 Series

## EXAMPLE CHARACTERISTICS


### (1) Power Supply Current (External Clock)




### (2) "H" Level Input Voltage/ "L" Level Input Voltage (CMOS Input)



### (3) "H" Level Input Voltage / "L" Level Input Voltage (Hysteresis Input)



## (4) A/D Converter Characteristic Example



# MB89530 Series

## ■ MASK OPTIONS

No	Part number	MB89537 MB89537C MB89538 MB89538C	MB89F538L-101 MB89F538L-201	MB89P538-101 MB89P538-201	MB89PV530-101 MB89PV530-201
	Method of specification	Specify at time of mask order	Setting not possible	Setting not possible	Setting not possible
1	Main clock Select oscillator stabilization wait period ( $F_{CH}^* = 10 \text{ MHz}$ ) approx. $2^{14}/F_{CH}^*$ (approx.1.6 ms) approx. $2^{17}/F_{CH}^*$ (approx.13.1 ms) approx. $2^{18}/F_{CH}^*$ (approx.26.2 ms)	Selection available	$2^{18}/F_{CH}^*$ (approx. 26.2 ms)	$2^{18}/F_{CH}^*$ (approx. 26.2 ms)	$2^{18}/F_{CH}^*$ (approx. 26.2 ms)
2	Clock mode selection • 2-system clock mode • 1-system clock mode	Selection available	<ul style="list-style-type: none"> <li>• 101 : 1-system clock mode</li> <li>• 201 : 2-system clock mode</li> </ul>		


\* :  $F_{CH}$  : Main clock frequency


## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB89537P MB89537CP MB89538P MB89538CP MB89F538L-101P MB89F538L-201P MB89P538-101P MB89P538-201P	64-pin plastic SH-DIP DIP-64P-M01	MB89537P and MB89538P do not have I <sup>2</sup> C functions.
MB89537PF MB89537CPF MB89538PF MB89538CPF MB89F538L-101PF MB89F538L-201PF MB89P538-101PF MB89P538-201PF	64-pin plastic QFP FPT-64P-M06	MB89537PF and MB89538PF do not have I <sup>2</sup> C functions.
MB89537PFM MB89537CPFM MB89538PFM MB89538CPFM MB89F538L-101PFM MB89F538L-201PFM MB89P538-101PFM MB89P538-201PFM	64-pin plastic LQFP FPT-64P-M09	MB89537PFM and MB89538PFM do not have I <sup>2</sup> C functions.
MB89537PFV MB89537CPFV MB89538PFV MB89538CPFV	64-pin plastic LQFP FPT-64P-M03	MB89537PFV and MB89538PFV do not have I <sup>2</sup> C functions.
MB89537PV4 MB89537CPV4 MB89538PV4 MB89538CPV4 MB89F538L-101PV4 MB89F538L-201PV4	64-pin plastic BCC LCC-64P-M19	MB89537PV4 and MB89538PV4 do not have I <sup>2</sup> C functions.
MB89PV530C-101 MB89PV530C-201	64-pin ceramic MDIP MDP-64C-P02	
MB89PV530CF-101 MB89PV530CF-201	64-pin ceramic MQFP MQP-64C-P01	

# MB89530 Series

## PACKAGE DIMENSIONS

<p>64-pin plastic SH-DIP</p>  <p>(DIP-64P-M01)</p>	Lead pitch	1.778mm(70mil)	
	Package width × package length	17 × 58 mm	
	Sealing method	Plastic mold	
	Mounting height	5.65 mm MAX	





Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/fj/DATASHEET/ef-ovpklv.html>

(Continued)



# MB89530 Series


<p style="text-align: center;">64-pin plastic LQFP</p>  <p style="text-align: center;">(FPT-64P-M03)</p>	Lead pitch	0.50 mm
	Package width × package length	10.0 × 10.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32g
	Code (Reference)	P-LFQFP64-10×10-0.50



Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/fj/DATASHEET/ef-ovpkiv.html>


(Continued)

# MB89530 Series

<p style="text-align: center;">64-pin plastic QFP</p>  <p style="text-align: center;">(FPT-64P-M06)</p>	Lead pitch	1.00 mm
	Package width × package length	14 × 20 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	3.35 mm MAX
	Code (Reference)	P-QFP64-14×20-1.00

64-pin plastic QFP (FPT-64P-M06)

Note 1) \* : These dimensions do not include resin protrusion.  
 Note 2) Pins width and pins thickness include plating thickness.  
 Note 3) Pins width do not include tie bar cutting remainder.




© 2003 FUJITSU LIMITED F64013S-c-5-5


Dimensions in mm (inches).  
 Note: The values in parentheses are reference values.

Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/fj/DATASHEET/ef-ovpklv.html>

(Continued)

# MB89530 Series


<p>64-pin plastic LQFP</p>  <p>(FPT-64P-M09)</p>	Lead pitch	0.65 mm
	Package width × package length	12 × 12 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Code (Reference)	P-LQFP64-12×12-0.65




Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/fj/DATASHEET/ef-ovpkiv.html>

(Continued)

# MB89530 Series


 <p>64-pin ceramic MDIP</p> <p>(MDP-64C-P02)</p>	Lead pitch	1.778mm (70mil)	
	Row spacing	15.24mm (750mil)	
	Motherboard material	Ceramic	
	Mounted packing material	Plastic	




Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/fj/DATASHEET/ef-ovpkiv.html>

(Continued)

# MB89530 Series

<p style="text-align: center;">64-pin ceramic MQFP</p>  <p style="text-align: center;">(MQP-64C-P01)</p>	Lead pitch	1.00 mm	
	Lead shape	Straight	
	Motherboard material	Ceramic	
	Mounted package material	Plastic	





Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/fj/DATASHEET/ef-ovpkiv.html>

(Continued)

# MB89530 Series

(Continued)

<p style="text-align: center;">64-pin plastic BCC</p>  <p style="text-align: center;">(LCC-64P-M19)</p>	Lead pitch	0.50 mm	
	Package width × package length	9.00 mm × 9.00 mm	
	Sealing method	Plastic mold	
	Mounting height	0.80 mm MAX	
	Weight	0.10g	



Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/fj/DATASHEET/ef-ovpkiv.html>

## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
5	■ MODEL DIFFERENCES AND SELECTION CONSIDERATIONS	For part number MB89537/537C and MB89538/538C with LCC-64P-M19 package, changes are as follows : X → O
		Deleted the row LCC-64P-M16
		Deleted the table footnote“* : Only for ES”
10	■ PIN ASSIGNMENTS	Deleted the “(LCC-64P-M16) *4” “*4 : Only for ES”
13	■ PIN DESCRIPTIONS	Changed as follows in the section MB89P538, the pin name C : V <sub>SS</sub> is fixed. → If “Available” is selected for the stepdown circuit stabilization time, V <sub>CC</sub> is fixed. If “Unavailable” is selected for the step-down circuit stabilization time, V <sub>SS</sub> is fixed.
		Changed the table footnote : *6 : LCC-64P-M19/M16 → * 6 : LCC-64P-M19
18	■ HANDLING DEVICES 9. Details on Handling C Terminal of MB89530 Series	Changed in the figure : (2 <sup>19</sup> /F <sub>ch</sub> ) → (2 <sup>19</sup> /F <sub>CH</sub> ) + (2 <sup>18</sup> /F <sub>CH</sub> )
20	■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F538 6. ROM Programmer Adaptor and Recommended ROM Programmers	Changed in the Recommended Programmer Manufacturer and Model : Ando Electric Co. Ltd. → Flash Support Group, Inc.
21	■ ONE-TIME WRITING SPECIFICATIONS WITH PROM AND EPROM MICROCONTROLLERS • ROM writer adapters	Deleted the row LCC-64P-M16
		Deleted the table footnote “*2 : Only for ES”
24	■ BLOCK DIAGRAM	Changed in the diagram : X1←→ → X1←— MOD2*1, C, V <sub>CC</sub> → MOD2*1, V <sub>CC</sub>
34 to 36	■ ELECTRICAL CHARACTERISTICS 2. Recommended Operating Conditions • Operating voltage vs. operating frequency (MB89537/MB89538/MB89537C/MB89538C) • Operating voltage vs. operating frequency (MB89F538L) • Operating voltage vs. operating frequency (MB89P538/MB89PV530)	Changed in the figure : (at instruction cycle = 4/F <sub>c</sub> ) → (at instruction cycle = 4/F <sub>CH</sub> )
40	■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics (3) Clock Timing Standards	Changed the input clock pulse width : P <sub>WHH</sub> → P <sub>WHL</sub>
41		Changed in the X0A, X1A timing and application conditions : P <sub>WLH</sub> → P <sub>WHL</sub>
		Added “Rd” in the Clock application conditions

(Continued)

# MB89530 Series

(Continued)

Page	Section	Change Results
53	■ EXAMPLE CHARACTERISTICS (4) A/D Converter Characteristic Example	Changed in the figure : F <sub>c</sub> = 10 MHz → F <sub>CH</sub> = 10 MHz
55	■ ORDERING INFORMATION	Added the following part numbers and remarks in the row of LCC-64P-M19 : Part number : MB89537PV4, MB89537CPV4, MB89538PV4, MB89538CPV4 Remarks : MB89537PV4 and MB89538PV4 do not have I <sup>2</sup> C functions.
		Deleted the row LCC-64P-M16
		Deleted the table footnote “* : Only for ES”
62	■ PACKAGE DIMENSIONS	Deleted the 64-pin, Plastic BCC (LCC-64P-M16)

The vertical lines marked in the left side of the page show the changes.



# MB89530 Series

The information for microcontroller supports is shown in the following homepage.  
<http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html>

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.