ON Semiconductor®



5V μP Power Supply Monitor and Reset Circuit

General Description

The ASM1232LP/LPS is a fully integrated microprocessor Supervisor. It can halt and restart a "hung-up" microprocessor, restart a microprocessor after a power failure. It has a watchdog timer and external reset override.

A precision temperature-compensated reference and comparator circuits monitor the 5V, $V_{\rm cc}$ input voltage status. During power-up or when the $V_{\rm cc}$ power supply falls outside selectable tolerance limits, both RESET and RESET become active. When $V_{\rm cc}$ rises above the threshold voltage, the reset signals remain active for an additional 250ms minimum, allowing the power supply and system microprocessor to stabilize. The trip point tolerance signal, TOL, selects the trip level tolerance to be either 5% or 10%.

Each device has both a push-pull, active HIGH reset output and an open drain active LOW reset output. A debounced manual reset input, PBRST, activates the reset outputs for a minimum period of 250ms.

There is a watchdog timer to stop and restart a microprocessor that is "hung-up". The watchdog timeouts periods are selectable: 150ms, 610ms and 1200ms. If the ST input is not strobed LOW before the time-out period expires, a reset is generated.

Devices are available in 8-pin DIP, 16-pin SO and compact 8-pin MicroSO packages.


Key Features

- 5V supply monitor
- · Selectable watchdog period
- Debounce manual push-button reset input
- Precision temperature-compensated voltage reference and comparator.
- Power-up, power-down and brown out detection
- 250ms minimum reset time
- Active LOW open drain reset output and active HIGH push-pull output
- Selectable trip point tolerance: 5% or 10%
- Low-cost surface mount packages: 8-pin/16-pin SO,
 8-pin DIP and 8-pin Micro SO packages
- Wide operating temperature -40°C to +85°C (N suffixed devices)


Applications

- Microprocessor Systems
- Computers
- Controllers
- Portable Equipment
- Intelligent Instruments
- Automotive Systems

Typical Operating Circuit





Block Diagram



Pin Configuration







Pin Description

Pin # 8-Pin Package	Pin # 16-Pin Package	Pin Name	Function
1	2	PBRST	Debounced manual pushbutton RESET input.
2	4	T _D	Watchdog time delay selection. (t_{TD} = 150ms for T_D = GND, t_{TD} = 610ms for T_D =Open, and t_{TD} = 1200ms for T_D = V_{CC}).
3	6	T _{OL}	Selects 5% (T_{OL} connected to GND) or 10% (T_{OL} connected to V_{CC}) trip point tolerance.
4	8	GND	Ground.
5	9	RESET	Active HIGH reset output. RESET is active: 1. If V _{CC} falls below the reset voltage trip point. 2. If PBRST is LOW. 3. If ST is not strobed LOW before the timeout period set by T _D expires. 4. During power-up.
6	11	RESET	Active LOW reset output. (See RESET).
7	13	ST	Strobe input.
8	15	V _{cc}	5V power.
	1,3,5,7, 10,12,14,16	NC	No internal connection.

Detailed Description

The ASM1232LP/LPS monitors the microprocessor or micro controller power supply and generates reset signal, both active HIGH and Active LOW, that halt processor operation whenever the power supply voltage levels are outside a predetermined tolerance.

RESET and RESET outputs

RESET is an active HIGH signal developed by a CMOS push-pull output stage and is the logical opposite to $\overline{\text{RESET}}$.


RESET is an active LOW signal. It is developed with an open drain driver. A pull up resistor of typical value 10kΩ to 50kΩ is required to connect with the output.


Trip Point Tolerance Selection

The TOL input is used to determine the level V_{cc} can vary below 5V without asserting a reset. With TOL connected to V_{cc} , RESET and RESET become active whenever V_{cc} falls below 4.5V. RESET and RESET become active when the V_{cc} falls below 4.75V if TOL is connected to ground.

After V_{cc} has risen above the trip point set by TOL, RESET and $\overline{\text{RESET}}$ remain active for a minimum time period of 250ms. On power-down, once V_{cc} falls below the reset threshold $\overline{\text{RESET}}$ stays LOW and is guaranteed to be 0.4V or less until Vcc drops below 1.2V. The active HIGH reset signal is valid down to a Vcc level of 1.2V also.

Tolerance Select	Tolerance	TRIP Point Voltage (V)		
Ociect		Min	Nom	Max
TOL = V _{cc}	10%	4.25	4.37	4.49
TOL = GND	5%	4.5	4.62	4.74






Application Information Manual Reset Operation


Push-button switch input, \overline{PBRST} , allows the user to override the internal trip point detection circuits and issue reset signals. The pushbutton input is debounced and is pulled HIGH through an internal $40k\Omega$ resistor.

When $\overline{\text{PBRST}}$ is held LOW for the minimum time t_{PB} , both resets become active and remain active for a minimum time period of 250ms after PBRST returns $\overline{\text{HIGH}}$.

The debounced input is guaranteed to recognize pulses greater than 20ms. No external pull-up resistor is required, since $\overline{\text{PBRST}}$ is pulled HIGH by an internal $40 \text{k}\Omega$ resistor.

The PBRST can be driven from a TTL or CMOS logic line or shorted to ground with a mechanical switch.






Watchdog Timer and ST Input

A watchdog timer stops and restarts a microprocessor that is "hung-up". The μP must toggle the \overline{ST} input within a set period (as selectable through TD input) to verify proper software execution. If the \overline{ST} is not toggled low within the minimum timeout period, reset signals become


active. In power-up after the supply voltage returns to an in-tolerance condition, the reset signal remains active for 250ms minimum, allowing the power supply and system microprocessor to stabilize. $\overline{\text{ST}}$ pulses as short as 20ns can be detected.



Timeouts periods of approximately 150ms, 610ms or 1,200ms are selected through the TD pin.

TD Voltage level	Watchdog Time-out Period (ms)					
	Min Nom Max					
GND	62.5	150	250			
Floating	250	610	1000			
V _{cc}	500	1200	2000			

The watchdog timer cannot be disabled. It must be strobed with a high-to-low transition to avoid watchdog timeout and reset.



Absolute Maximum Ratings¹

	Bootate Maximum Rutings						
Parameter		Min	Max	Unit			
Voltage on V _{cc} ²		-0.5	7	V			
Voltage on S	ST, TD ²	-0.5	V _{cc} + 0.5	V			
Voltage on F	PBRST, RESET, RESET ²	-0.5	V _{cc} + 0.5	V			
Operating Temperature Range (N suffixed devices)		-40	+85	°C			
Operating T	emperature Range (others)	0	70	°C			
Soldering Temperature (for 10 sec)			+260	°C			
Storage Temperature		-55	+125	°C			
ESD rating	НВМ		2	KV			
	MM		200	V			

Notes: 1. These are stress ratings only and functional implication is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

^{2.} Voltages are measured with respect to ground

DC Electrical Characteristics

Unless otherwise stated, 4.5V ≤ V_{cc}≤ 5.5V and over the operating temperature range of 0°C to 70°C (-40°C to +85°C. for N devices). All Voltages are referenced to ground.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage	V _{cc}		4.5		5.5	V
ST and PBRST Input High Level	V _{IH}		2		V _{cc} + 0.3	V
ST and PBRST Input Low Level	V _{IL}		-0.3		0.8	V
V _{cc} Trip Point (TOL = GND)	V _{CCTP}		4.50	4.62	4.74	V
V _{cc} Trip Point (ToL = V _{cc})	V _{CCTP}		4.25	4.37	4.49	V
Watchdog Timeout Period	t _{TD}	$T_D = GND$	62.5	150	250	ms
Watchdog Timeout Period	t _{TD}	$T_D = V_{CC}$	500	1200	2000	ms
Watchdog Timeout Period	t _{TD}	T _D Floating	250	610	1000	ms
Output Voltage	V _{OH}	I=-500μA ³	V _{cc} - 0.5	V _{cc} - 0.1		V
Output Current	I _{OH}	Output = $2.4V^2$	-8	-10		mA
Output Current	I _{oL}	Output = 0.4V	10			mA
Input Leakage	I _{IL}	1	-1.0		1.0	μA
RESET Low Level	V _{oL}	3			0.4	V
Internal Pull-up Resistor		1		40		kΩ
Operating Current (CMOS)	I _{cc1}				30	μA
Input Capacitance	C _{IN}				5	pF
Output Capacitance	Соит				10	pF
PBRST Manual Reset		PBRST = V _{IL}	20			
Minimum Low Time	t _{PB}		20			ms
Reset Active Time	t _{RST}		250	610	1000	ms
ST Pulse Width	t _{st}	4	20			ns
V _{cc} Fail Detect to RESET or RESET	t _{RPD}			5	8	μs
V _{cc} Slew Rate	t _F	4.75V to 4.25V	300			μs
PBRST Stable LOW to RESET and RESET Active	$t_{ extsf{PDLY}}$				20	ms
V _{cc} Detect to RESET or RESET inactive	\mathbf{t}_{RPU}	t _{RISE} = 5µs	250	610	1000	ms
V _{cc} Slew Rate	t _R	4.25V to 4.75V	0			ns


Notes: 1. \overline{PBRST} is internally pulled HIGH to V_{cc} through a nominal $40k\Omega$ resistor. 2. \overline{RESET} is an open drain output.

^{3.} RESET remains within 0.5V of V_{cc} on power-down until V_{cc} falls below 2V. $\overline{\text{RESET}}$ remains within 0.5V of ground on power-down until V_{cc} falls below 2V. down until V_{cc} falls below 2.0V.


^{4.} Must not exceed the minimum watchdog time-out period (t_{TD}). The watchdog circuit cannot be disabled. To avoid a reset, $\overline{\text{ST}}$ must be strobed.

Package Information


MicroSO (8-Pin)



SO (8-Pin)




Plastic DIP (8-Pin)



	Incl	nes	Millimeteres		
	Min Max		Min	Max	
		MicroSO (8-	Pin)		
Α	0.032	0.044	0.81	1.10	
A1	0.002	0.006	0.05	0.15	
A2	0.030	0.038	0.76	0.97	
b	0.012	BSC	0.30	BSC	
С	0.004	0.008	0.10	0.20	
D	0.114	0.122	2.90	3.10	
е	0.0256	BSC	0.65	BSC	
E	0.184	0.200	4.67	5.08	
E1	0.114	0.122	2.90	3.10	
L	0.016	0.026	0.41	0.66	
S	0.0206		0.52		
а	0°	6°	0°	6°	
		SO (8-Pir	1)		
Α	0.053	0.069	1.35	1.75	
A1	0.004	0.010	0.10	0.25	
A2	0.049	0.059	0.059 1.25		
В	0.012	0.020	0.31	0.51	
С	0.007	0.010	0.18	0.25	
D	0.193	BSC	4.90	BSC	
E	0.154 BSC		3.91 BSC		
е	0.050 BSC		1.27 BSC		
Н	0.236	BSC	6.00 BSC		
L	0.016	0.050	0.41	1.27	
θ	0°	8°	0°	8°	
		Plastic DIP (8	3-Pin)		
Α	-	0.210	-	5.33	
A1	0.015	-	0.38	-	
A2	0.115	0.195	2.92	4.95	
b	0.014	0.022	0.36	0.56	
b2	0.045	0.070	1.14	1.78	
С	0.008	0.014	0.20	0.36	
D	0.355	0.400	9.02	10.16	
Е	0.300	0.325	7.62	8.26	
E1	0.240	0.280	6.10	7.11	
е	0.100	BSC	2.54 BSC		
eВ	-	0.430	-	10.92	
L	0.115	0.150	2.92	3.81	

SO (16-Pin)



	SO (16-Pin)*				
	Inc	hes	Millimeter		
	Min Max		Min	Max	
А	0.053	0.069	1.35	1.75	
A1	0.004	0.010	0.10	0.25	
A2	0.049	0.059	1.25	1.50	
В	0.013	0.022	0.33	0.53	
С	0.008	0.012	0.19	0.27	
D	0.386	0.394	9.80	10.01	
E	0.150	0.157	3.80	4.00	
е	0.050	BSC	1.27 BS	С	
Н	0.228 0.244 5.80		6.20		
h	0.010	0.016	0.25	0.41	
L	0.016	0.035	0.40	0.89	
θ	0° 8°		0°	8°	

• JEDEC Drawing MS-013AA

Ordering Information

Part Number	Package	Operating Temperature Range	Maximum Supply Current (μΑ)	Voltage Monitoring Application	Package Marking			
TIN-LEAD DEVICES								
ASM1232LP	8L PDIP	0°C to +70°C	30	5V	ASM1232LP			
ASM1232LPN	8L PDIP	-40° C to +85°C	30	5V	ASM1232LPN			
ASM1232LPS	16L SOIC	0°C to +70°C	30	5V	ASM1232LPS			
ASM1232LPS-2	8L SOIC	0°C to +70° C	30	5V	ASM1232LPS-2			
ASM1232LPSN	16L SOIC	-40°C to +85°C	30	5V	ASM1232LPSN			
ASM1232LPSN-2	8L SOIC	-40°C to +85°C	30	5V	ASM1232LPSN-2			
ASM1232LPU	8L MSOP	0°C to +70°C	30	5V	ASM1232LP			
ASM1232LPUN	8L MSOP	-40°C to +85°C	30	5V	ASM1232LPN			
LEAD FREE DEVICES	S							
ASM1232LPF	8L PDIP	0°C to +70°C	30	5V	ASM1232LPF			
ASM1232LPNF	8L PDIP	-40°C to +85°C	30	5V	ASM1232LPNF			
ASM1232LPS-2F	8L SOIC	0°C to +70°C	30	5V	ASM1232LPS-2F			
ASM1232LPSF	16L SOIC	0°C to +70°C	30	5V	ASM1232LPSF			
ASM1232LPSN-2F	8L SOIC	-40°C to +85°C	30	5V	ASM1232LPSN-2F			
ASM1232LPSNF	16L SOIC	-40°C to +85°C	30	5V	ASM1232LPSNF			
ASM1232LPUF	8L MSOP	0°C to +70°C	30	5V	ASM1232LPF			
ASM1232LPUNF	8L MSOP	-40°C to +85°C	30	5V	ASM1232LPNF			

Note: For parts to be packed in Tape and Reel, add "-T" at the end of the part number.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copyright laws and is not

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free

USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your

local Sales Representative