


## Description

The GMM773322(3)80CNTG is an 32Mx72 bits Dynamic RAM MODULE which is assembled 36 pieces of 16M x 4bit DRAMs in 32 pin TSOP package, two 16bit driver ICs in 48pin TSSOP package mounted on a 168 pin printed circuit board with decoupling capacitors. The GMM773322(3)80CNTG is optimized for application to the systems which are required high density and large capacity such as main memory of the computers and an image memory systems, and to the others which are requested compact size.

The GMM773322(3)80CNTG provides common data inputs and Extended Data Outputs.

GMM773322(3)80CNTG(Double Side)



## Features

- \* 168 pins Dual In-Line Package
- GMM773322(3)80CNTG : Gold plating
- \* Extended DataOutput(EDO) Mode Capability
- \* Single 3.3V+/-0.3V Power Supply
- \* Fast Access Time & Cycle Time

(Unit: ns)

Speed	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>	t <sub>HPC</sub>
GMM773322(3)80CNTG-5	50	18	84	20
GMM773322(3)80CNTG-6	60	20	104	25

- \* Low Power
  - Active : 9310/8662mW (MAX)
  - Standby : 173mW (CMOS level : MAX)
- \* RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability
- \* All inputs and outputs TTL Compatible
- \* GMM77332280CNTG : 4K Refresh / 64ms
- \* GMM77332380CNTG : 8K Refresh / 64ms




## Pin Configuration (Top View)

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	29	RSVD	57	DQ <sub>22</sub>	85	V <sub>SS</sub>	113	RSVD	141	DQ <sub>58</sub>
2	DQ <sub>0</sub>	30	/RAS <sub>0</sub>	58	DQ <sub>23</sub>	86	DQ <sub>36</sub>	114	/RAS <sub>1</sub>	142	DQ <sub>59</sub>
3	DQ <sub>1</sub>	31	/OE <sub>0</sub>	59	V <sub>CC</sub>	87	DQ <sub>37</sub>	115	RFU	143	V <sub>CC</sub>
4	DQ <sub>2</sub>	32	V <sub>SS</sub>	60	DQ <sub>24</sub>	88	DQ <sub>38</sub>	116	V <sub>SS</sub>	144	DQ <sub>60</sub>
5	DQ <sub>3</sub>	33	A <sub>0</sub>	61	RFU	89	DQ <sub>39</sub>	117	A <sub>1</sub>	145	RFU
6	V <sub>CC</sub>	34	A <sub>2</sub>	62	RFU	90	V <sub>CC</sub>	118	A <sub>3</sub>	146	RFU
7	DQ <sub>4</sub>	35	A <sub>4</sub>	63	RFU	91	DQ <sub>40</sub>	119	A <sub>5</sub>	147	RFU
8	DQ <sub>5</sub>	36	A <sub>6</sub>	64	RFU	92	DQ <sub>41</sub>	120	A <sub>7</sub>	148	RFU
9	DQ <sub>6</sub>	37	A <sub>8</sub>	65	DQ <sub>25</sub>	93	DQ <sub>42</sub>	121	A <sub>9</sub>	149	DQ <sub>61</sub>
10	DQ <sub>7</sub>	38	A <sub>10</sub>	66	DQ <sub>26</sub>	94	DQ <sub>43</sub>	122	A <sub>11</sub>	150	DQ <sub>62</sub>
11	DQ <sub>8</sub>	39	A <sub>12</sub>	67	DQ <sub>27</sub>	95	DQ <sub>44</sub>	123	A <sub>13</sub> *	151	DQ <sub>63</sub>
12	V <sub>SS</sub>	40	V <sub>CC</sub>	68	V <sub>SS</sub>	96	V <sub>SS</sub>	124	V <sub>CC</sub>	152	V <sub>SS</sub>
13	DQ <sub>9</sub>	41	RFU	69	DQ <sub>28</sub>	97	DQ <sub>45</sub>	125	RFU	153	DQ <sub>64</sub>
14	DQ <sub>10</sub>	42	RFU	70	DQ <sub>29</sub>	98	DQ <sub>46</sub>	126	B <sub>0</sub>	154	DQ <sub>65</sub>
15	DQ <sub>11</sub>	43	V <sub>SS</sub>	71	DQ <sub>30</sub>	99	DQ <sub>47</sub>	127	V <sub>SS</sub>	155	DQ <sub>66</sub>
16	DQ <sub>12</sub>	44	/OE <sub>2</sub>	72	DQ <sub>31</sub>	100	DQ <sub>48</sub>	128	RFU	156	DQ <sub>67</sub>
17	DQ <sub>13</sub>	45	/RAS <sub>2</sub>	73	V <sub>CC</sub>	101	DQ <sub>49</sub>	129	/RAS <sub>3</sub>	157	V <sub>CC</sub>
18	V <sub>CC</sub>	46	/CAS <sub>4</sub>	74	DQ <sub>32</sub>	102	V <sub>CC</sub>	130	/CAS <sub>5</sub>	158	DQ <sub>68</sub>
19	DQ <sub>14</sub>	47	RSVD	75	DQ <sub>33</sub>	103	DQ <sub>50</sub>	131	RSVD	159	DQ <sub>69</sub>
20	DQ <sub>15</sub>	48	/WE <sub>2</sub>	76	DQ <sub>34</sub>	104	DQ <sub>51</sub>	132	/PDE	160	DQ <sub>70</sub>
21	DQ <sub>16</sub>	49	V <sub>CC</sub>	77	DQ <sub>35</sub>	105	DQ <sub>52</sub>	133	V <sub>CC</sub>	161	DQ <sub>71</sub>
22	DQ <sub>17</sub>	50	RSVD	78	V <sub>SS</sub>	106	DQ <sub>53</sub>	134	RSVD	162	V <sub>SS</sub>
23	V <sub>SS</sub>	51	RSVD	79	PD <sub>1</sub>	107	V <sub>SS</sub>	135	RSVD	163	PD <sub>2</sub>
24	RSVD	52	DQ <sub>18</sub>	80	PD <sub>3</sub>	108	RSVD	136	DQ <sub>64</sub>	164	PD <sub>4</sub>
25	RSVD	53	DQ <sub>19</sub>	81	PD <sub>5</sub>	109	RSVD	137	DQ <sub>65</sub>	165	PD <sub>6</sub>
26	V <sub>CC</sub>	54	V <sub>SS</sub>	82	PD <sub>7</sub>	110	V <sub>CC</sub>	138	V <sub>SS</sub>	166	PD <sub>8</sub>
27	/WE <sub>0</sub>	55	DQ <sub>20</sub>	83	ID <sub>0</sub>	111	RFU	139	DQ <sub>66</sub>	167	ID <sub>1</sub>
28	/CAS <sub>0</sub>	56	DQ <sub>21</sub>	84	V <sub>CC</sub>	112	/CAS <sub>1</sub>	140	DQ <sub>67</sub>	168	V <sub>CC</sub>

Note: Pins Marked \* are not used in this module.  
A12(pin 39) is used for only GMM77332380CNTG(8K Ref.)

256M Byte  
DRAM  
MODULE

## Block Diagram



\* Note : A12 is used for only GMM77332380CNTG(8K Ref.)

**Pin Description**

Pin	Function	Pin	Function
A0,B0 A1-A11/ A0,B0, A1-A12	Address Inputs(4K Ref)/ Address Inputs(8K Ref)	$\overline{\text{PDE}}$	Presence Detect Enable
DQ0-DQ71	Data Input/Output	V <sub>CC</sub>	Power (+3.3V)
$\overline{\text{RAS0}} \sim \overline{\text{RAS3}}$	Row Address Strobe	V <sub>SS</sub>	Ground
$\overline{\text{CAS 0,1,4,5}}$	Column Address Strobe	NC	No Connection
$\overline{\text{WE0}}, \overline{\text{WE2}}$	Read/Write Enable	$\overline{\text{OE0}}, \overline{\text{OE2}}$	Output Enable
PD 1-8	Presence Detect	RSVD	Reserved Use
ID 0-1	ID bit	RFU	Reserved for Future Use

**Presence Detect Pins (Optional)**

Pin	50ns	60ns
PD1	1	1
PD2	0	0
PD3	0	0
PD4	0	0
PD5	1	1
PD6	0	1
PD7	0	1
PD8	0	0
ID0	0	0
ID1	0	0

PD : 0 for Vol of Driver IC & 1 for N.C  
ID : 0 for Vss & 1 for N.C

**Absolute Maximum Ratings\***

Symbol	Parameter	Rating	Unit
T <sub>A</sub>	Ambient Temperature under Bias	0 ~ 70	C
T <sub>STG</sub>	Storage Temperature (Plastic)	-55 ~ 125	C
V <sub>IN</sub> /V <sub>OUT</sub>	Voltage on any Pin Relative to V <sub>SS</sub>	-0.5 ~ 7.0	V
V <sub>CC</sub>	Power Supply Voltage	-0.5 ~ 7.0	V
I <sub>OUT</sub>	Short Circuit Output Current	50	mA
P <sub>D</sub>	Power Dissipation	23	W

\*Note: 1. Stress greater than above Absolute Maximum Ratings may cause permanent damage to the device.

**Recommended DC Operating Conditions (T<sub>A</sub> = 0 ~ 70C)**

Symbol	Parameter	Min	Typ	Max	Unit	Note
V <sub>CC</sub>	Supply Voltage	3.0	3.3	3.6	V	1
V <sub>IH</sub>	Input High Voltage	2.4	-	V <sub>CC</sub> +0.3	V	1
V <sub>IL</sub>	Input Low Voltage	0	-	0.8	V	1

256M Byte  
DRAM  
MODULE

## DC Electrical Characteristics: ( $V_{CC} = 3.3V \pm 0.3V$ , $T_A = 0 \sim 70C$ )

Symbol	Parameter	GMM77332280CNTG		GMM77332380CNTG		Unit	Note	
		Min	Max	Min	Max			
$V_{OH}$	Output Level Output "H" Level Voltage ( $I_{OUT} = -2mA$ )	2.4	$V_{CC}$	2.4	$V_{CC}$	V		
$V_{OL}$	Output Level Output "L" Level Voltage ( $I_{OUT} = 2mA$ )	0	0.4	0	0.4	V		
$I_{CC1}$	Operating Current Average Power Supply Operating Current (RAS, CAS Cycling: $t_{RC} = t_{RC\ min}$ )	50ns	-	2586	-	2226	mA	1,2
		60ns	-	2406	-	2046		
$I_{CC2}$	Standby Current (TTL) Power Supply Standby Current ( $\overline{RAS}$ , $\overline{CAS} = V_{IH}$ , $D_{OUT} = High-Z$ )	-	102	-	102	mA		
$I_{CC3}$	$\overline{RAS}$ -Only Refresh Current Average Power Supply Current $\overline{RAS}$ -Only Refresh Mode (RAS Cycling, $\overline{CAS} = V_{IH}$ , $t_{RC} = t_{RC\ min}$ )	50ns	-	2586	-	2226	mA	2
		60ns	-	2406	-	2046		
$I_{CC4}$	Extended Data Out Mode Current Average Power Supply Current Extended Data Out Mode ( $RAS = V_{IL}$ , CAS, Address Cycling: $t_{RC} = t_{RC\ min}$ )	50ns	-	2046	-	2046	mA	1,3
		60ns	-	1866	-	1866		
$I_{CC5}$	Standby Current (CMOS) Power Supply Standby Current ( $RAS, CAS >= V_{CC} - 0.2V$ , $D_{OUT} = High-Z$ )	-	48	-	48	mA		
$I_{CC6}$	$\overline{CAS}$ -before- $\overline{RAS}$ Refresh Current ( $t_{RC} = t_{RC\ min}$ )	50ns	-	2586	-	2586	mA	
		60ns	-	2406	-	2406		
$I_{CC7}$	Standby Current $\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ $D_{OUT} = Enable$	-	210	-	210	mA	1	
$I_{IL}$	Input Leakage Current, Any Input ( $0V \leq V_{IN} \leq V_{CC}$ )	-5	5	-5	5	$\mu A$		
$I_{OL}$	Output Leakage Current ( $D_{OUT}$ is Disabled, $0V \leq V_{OUT} \leq V_{CC}$ )	-5	5	-5	5	$\mu A$		

Note: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC(max)}$  is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

Capacitance ( $V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = 25C$ ,  $f = 1MHz$ )

Symbol	Parameter	Min	Max	Unit	Note
C <sub>I1</sub>	Input Capacitance (A1~A12, A0, B0)	-	20	pF	1
C <sub>I2</sub>	Input Capacitance ( $\overline{WE0}$ , WE2, OE0, OE2)	-	20	pF	1, 2
C <sub>I3</sub>	Input Capacitance ( $\overline{RAS0}$ ~ $\overline{RAS3}$ )	-	65	pF	1, 2
C <sub>I4</sub>	Input Capacitance (CAS0,1/CAS4,5)	-	20	pF	1, 2
C <sub>I/O</sub>	I/O Capacitance (DQ0~DQ71)	-	20	pF	1, 2

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
 2. CAS = V<sub>IH</sub> to disable D<sub>OUT</sub>.

**AC Characteristics ( $V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = 0 \sim 70C$ , Notes 1, 2,19)**  
**Test Conditions**

Input rise and fall times : 2ns

Input level : V<sub>IL</sub>/V<sub>IH</sub> = 0.0/3.0V

Input timing reference levels : V<sub>IL</sub>/V<sub>IH</sub> = 0.8/2.0V

Output timing reference levels : V<sub>OL</sub>/V<sub>OH</sub> = 0.8/2.0V

Output load : 1 TTL gate+C (100pF)

(Including scope and jig)

**Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)**

Symbol	Parameter	GMM773322(3)80CNTG-5		GMM773322(3)80CNTG-6		Unit	Notes
		Min	Max	Min	Max		
t <sub>RC</sub>	Random Read or Write Cycle Time	84	-	104	-		
t <sub>RP</sub>	$\overline{RAS}$ Precharge Time	30	-	40	-		
t <sub>CP</sub>	$\overline{CAS}$ Precharge Time	8	-	10	-		
t <sub>RAS</sub>	$\overline{RAS}$ Pulse Width	50	10000	60	10000		
t <sub>CAS</sub>	$\overline{CAS}$ Pulse Width	8	10000	10	10000		
t <sub>ASR</sub>	Row Address Set-up Time	5	-	5	-		
t <sub>RAH</sub>	Row Address Hold Time	8	-	10	-		
t <sub>ASC</sub>	Column Address Set-up Time	0	-	0	-		
t <sub>CAH</sub>	Column Address Hold Time	8	-	10	-		
t <sub>RCD</sub>	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	12	32	14	40		3
t <sub>RAD</sub>	$\overline{RAS}$ to Column Address Delay Time	10	20	12	25		4
t <sub>RSH</sub>	$\overline{RAS}$ Hold Time	18	-	20	-		
t <sub>CSH</sub>	$\overline{CAS}$ Hold Time	35	-	40	-		
t <sub>CRP</sub>	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	10	-	10	-		
t <sub>ODD</sub>	$\overline{OE}$ to D <sub>N</sub> Delay Time	18	-	20	-		5
t <sub>DZO</sub>	$\overline{OE}$ Delay Time from D <sub>IN</sub>	0	-	0	-		6
t <sub>DZC</sub>	$\overline{CAS}$ Set-up Time from D <sub>IN</sub>	0	-	0	-		6
t <sub>T</sub>	Transition Time (Rise and Fall)	2	50	2	50		7
t <sub>REF</sub>	Refresh Period ( 4096 Cycles)	-	64	-	64	ms	

256M Byte  
 DRAM  
 MODULE

## Read Cycles

Symbol	Parameter	GMM773322(3)80CNTG-5		GMM773322(3)80CNTG-6		Unit	Notes
		Min	Max	Min	Max		
t <sub>RAC</sub>	Access Time from $\overline{\text{RAS}}$	-	50	-	60		8,9
t <sub>CAC</sub>	Access Time from $\overline{\text{CAS}}$	-	18	-	20		9,10,17
t <sub>AA</sub>	Access Time from Column Address	-	30	-	35		9,11,17
t <sub>OAC</sub>	Access Time from $\overline{\text{OE}}$	-	18	-	20		9
t <sub>RCS</sub>	Read Command Set-up Time	0	-	0	-		
t <sub>RCH</sub>	Read Command Hold Time to $\overline{\text{CAS}}$	0	-	0	-		12
t <sub>RRH</sub>	Read Command Hold Time to $\overline{\text{RAS}}$	0	-	0	-		12
t <sub>RAL</sub>	Column Address to $\overline{\text{RAS}}$ Lead Time	30	-	35	-		
t <sub>CAL</sub>	Column Address to $\overline{\text{CAS}}$ Lead Time	15	-	18	-		
t <sub>OFF</sub>	Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	-	18	-	20		13,21
t <sub>OEZ</sub>	Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	-	18	-	20		13
t <sub>CDD</sub>	$\overline{\text{CAS}}$ to Dn Delay Time	18	-	20	-		5
t <sub>RDD</sub>	$\overline{\text{RAS}}$ to Dn Delay Time	13	-	15	-		
t <sub>WDD</sub>	$\overline{\text{WE}}$ to Dn Delay Time	13	-	15	-		
t <sub>OFR</sub>	Output Buffer Turn-off Delay Time from $\overline{\text{RAS}}$	-	13	-	15		13,21
t <sub>WEZ</sub>	Output Buffer Turn-off Delay Time from $\overline{\text{WE}}$	-	13	-	15		13
t <sub>OH</sub>	Output Data Hold Time	3	-	3	-		21
t <sub>OHR</sub>	Output Data Hold Time from $\overline{\text{RAS}}$	3	-	3	-		21
t <sub>RCHR</sub>	Read Command Hold Time from $\overline{\text{RAS}}$	50	-	60	-		
t <sub>OHO</sub>	Output Data Hold Time from $\overline{\text{OE}}$	3	-	3	-		
t <sub>CLZ</sub>	$\overline{\text{CAS}}$ to Output in Low - Z	2	-	2	-		

**Write Cycles**

Symbol	Parameter	GMM773322(3)80CNTG-5		GMM773322(3)80CNTG-6		Unit	Notes
		Min	Max	Min	Max		
t <sub>WCS</sub>	Write Command Set-up Time	0	-	0	-		14
t <sub>WCH</sub>	Write Command Hold Time	8	-	10	-		21
t <sub>WP</sub>	Write Command Pulse Width	8	-	10	-		
t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	18	-	20	-		
t <sub>CWL</sub>	Write Command to $\overline{\text{CAS}}$ Lead Time	8	-	10	-		
t <sub>DS</sub>	Data-in Set-up Time	0	-	0	-		15
t <sub>DH</sub>	Data-in Hold Time	13	-	15	-		15

**Read-Modify-Write Cycles**

Symbol	Parameter	GMM773322(3)80CNTG-5		GMM773322(3)80CNTG-6		Unit	Notes
		Min	Max	Min	Max		
t <sub>RWC</sub>	Read-Modify-Write Cycle Time	116	-	140	-		
t <sub>RWD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	72	-	84	-		14
t <sub>CWD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	30	-	34	-		14
t <sub>AWD</sub>	Column Address to $\overline{\text{WE}}$ Delay Time	42	-	49	-		14
t <sub>OEH</sub>	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	13	-	15	-		

**Refresh Cycles**

Symbol	Parameter	GMM773322(3)80CNTG-5		GMM773322(3)80CNTG-6		Unit	Notes
		Min	Max	Min	Max		
t <sub>CSR</sub>	$\overline{\text{CAS}}$ Set-up Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	5	-	5	-		
t <sub>CHR</sub>	$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	8	-	10	-		
t <sub>WRP</sub>	$\overline{\text{WE}}$ setup Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	5	-	5	-		
t <sub>WRH</sub>	$\overline{\text{WE}}$ Hold Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	8	-	10	-		
t <sub>RPC</sub>	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	5	-	5	-		

256M Brite  
DRAM  
MODULE

## Extended Data Out Mode Cycles

Symbol	Parameter	GMM773322(3)80CNTG-5		GMM773322(3)80CNTG-6		Unit	Notes
		Min	Max	Min	Max		
$t_{HPC}$	EDO Page Mode Cycle Time	20	-	25	-		20
$t_{WPE}$	Write pulse width during $\overline{CAS}$ Precharge	8	-	10	-		
$t_{RASP}$	EDO Mode $\overline{RAS}$ Pulse Width	-	100000	-	100000		16
$t_{ACP}$	Access Time from $\overline{CAS}$ Precharge	-	28	-	35		9,17
$t_{RHCP}$	$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	33	-	40	-		
$t_{COL}$	$\overline{CAS}$ Hold Time Referred $\overline{OE}$	8	-	10	-		
$t_{COP}$	$\overline{CAS}$ to $\overline{OE}$ set-up Time	5	-	5	-		
$t_{RCHP}$	Read Command Hold Time from $\overline{CAS}$ Precharge	28	-	35	-		
$t_{DOH}$	Output Data Hold Time from $\overline{CAS}$ Low	5	-	5	-		9,22
$t_{OEP}$	$\overline{OE}$ Precharge Time	8	-	10	-		

## EDO Page Mode Read-Modify-Write cycle

Symbol	Parameter	GMM773322(3)80CNTG-5		GMM773322(3)80CNTG-6		Unit	Notes
		Min	Max	Min	Max		
$t_{HPRWC}$	EDO Page Mode Read-Modify-Write Cycle Time	57	-	68	-		
$t_{CPW}$	$\overline{WE}$ delay time from $\overline{CAS}$ precharge	45	-	54	-		14

## Present Detect Read cycle

Symbol	Parameter	GMM773322(3)80CNTG-5		GMM773322(3)80CNTG-6		Unit	Notes
		Min	Max	Min	Max		
$t_{PD}$	$\overline{PDE}$ to Valid PD bit		10		10	ns	
$t_{PD OFF}$	$\overline{PDE}$ to PD bit in active	2	7	2	7		



## Notes:

1. AC measurements assume  $t_r = 2 \text{ ns}$
2. AC initial pause of 200  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles ( any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before-RAS refresh)
3. Operation with the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only: if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
4. Operation with the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only: if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
5. Either  $t_{\text{OED}}$  or  $t_{\text{CDD}}$  must be satisfied.
6. Either  $t_{\text{DZO}}$  or  $t_{\text{DZC}}$  must be satisfied.
7.  $V_{\text{IH}}(\text{min})$  and  $V_{\text{IL}}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}(\text{min})$  and  $V_{\text{IL}}(\text{max})$ .
8. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
10. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RCD}} + t_{\text{CAC}}(\text{max}) \geq t_{\text{RAD}} + t_{\text{AA}}(\text{max})$ .
11. Assumes that  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$  and  $t_{\text{RCD}} + t_{\text{CAC}}(\text{max}) \leq t_{\text{RAD}} + t_{\text{AA}}(\text{max})$ .
12. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
13.  $t_{\text{OFF}}(\text{max})$ ,  $t_{\text{OEZ}}(\text{max})$ ,  $t_{\text{OFR}}(\text{max})$  and  $t_{\text{WEZ}}(\text{max})$  define the time at which the outputs achieve the open circuit condition and is not referenced to output voltage levels.
14.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{AWD}}$ , and  $t_{\text{CPW}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle: if  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$  and  $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell: if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
15.  $t_{\text{DS}}$  and  $t_{\text{DH}}$  are referred to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in delayed write or read-modify-write cycles.
16.  $t_{\text{RASP}}$  defines  $\overline{\text{RAS}}$  pulse width in extended data out mode cycles.
17. Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{CPA}}$ .
18. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
19. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{\text{CC}}/V_{\text{SS}}$  line noise, which causes to degrade  $V_{\text{IH min}}/V_{\text{IL max}}$  level.

20.  $t_{HPQ}(\min)$  can be achieved during a series of EDO mode early write cycles or EDO mode read cycles. If both write and read operation are mixed in a EDO mode,  $\overline{RAS}$  cycle { EDO mode mix cycle (1),(2) } minimum value of  $\overline{CAS}$  cycle  $t_{HPQ}(t_{CAS} + t_{CP} + 2t_r)$  becomes greater than the specified  $t_{HPQ}(\min)$  value. The value of CAS cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
21. Data output turns off and becomes high impedance from later rising edge of  $\overline{RAS}$  and  $\overline{CAS}$ . Hold time and turn off time are specified by the timing specifications of later rising edge of  $\overline{RAS}$  and  $\overline{CAS}$  between  $t_{OHR}$  and  $t_{OH}$ , and between  $t_{OFR}$  and  $t_{OFF}$ .
22.  $t_{DOH}$  defines the time at which the output level go cross.  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$  of output timing reference level.
23. Before and after self refresh mode, execute CBR refresh to all refresh addresses in or within 64  $\mu s$  period on the condition a and b below.
  - a. Enter self refresh mode within 15.6 $\mu s$  after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.
  - b. Start burst refresh or distributed refresh at equal interval to all refresh addressed within 15.6  $\mu s$  after exiting from self refresh mode.
24. In case of entering from  $\overline{RAS}$ -only-refresh, it is necessary to execute CBR refresh before and after self refresh mode according as note 23.
25. For L\_version, it is available to apply each 128ms and 31.2  $\mu s$  instead of 64ms and 15.6  $\mu s$  at note 23.
26. At  $t_{RASS} \pm 100 \mu s$ , self refresh mode is activated, and not activated at  $t_{RASS} 10 \mu s$ . It is undefined within the range of 10 $\mu s$   $t_{RASS}$ . 100  $\mu s$ . for  $t_{RASS} \pm 10 \mu s$ , it is necessary to satisfy  $t_{RPS}$ .
27. XXX: H or L ( H :  $V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$ , L:  $V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$ )  
 ////: Invalid Dout  
 When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{IH}$  or  $V_{IL}$ .

Timing Waveforms




FIGURE 1. READ CYCLE

256M Byte  
DRAM  
MODULE





FIGURE 2. EARLY WRITE CYCLE



256M Byte  
DRAM  
MODULE

FIGURE 3. DELAYED WRITE CYCLE




FIGURE 4. READ MODIFY WRITE CYCLE




FIGURE 5.  $\overline{\text{RAS}}$  ONLY REFRESH CYCLE

\*  $\overline{\text{OE}}, \overline{\text{WE}}$  : Don't care  
 \*\* Rrefresh address :  
 A0-A12 (AX0 ~ AX12)




FIGURE 6.  $\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  REFRESH CYCLE

256M Byte  
 DRAM  
 MODULE





FIGURE 7. HIDDEN REFRESH CYCLE





256M Byte  
DRAM  
MODULE

FIGURE 8. EXTENDED DATA OUT MODE READ CYCLE







FIGURE 10. EXTENDED DATA OUT MODE EARLY WRITE CYCLE

256M Byte  
DRAM  
MODULE





256M Byte  
DRAM  
MODULE

FIGURE 12. EXTENDED DATA OUT MODE READ MODIFY WRITE CYCLE






FIGURE 14. EXTENDED DATA OUT MODE MIX CYCLE (2) '23

256M Byte  
DRAM  
MODULE




FIGURE 15. TEST MODE CYCLE





FIGURE 16. TEST MODE SET CYCLE





256M Byte  
DRAM  
MODULE

FIGURE 16.  $\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  REFRESH COUNTER CHECK CYCLE (READ)





FIGURE 17.  $\overline{CAS}$  BEFORE  $\overline{RAS}$  REFRESH COUNTER CHECK CYCLE (WRITE)

**Package Dimension**

Unit: mil (mm)  
\* (1 mil = 1/1000 inches)



256M Byte  
DRAM  
MODULE

NOTE : 1. Tolerances on all dimensions +/-5 (0.127) unless otherwise specified.  
2. Thickness includes Plating and / or Metallization.