

128K x 8 SRAM

MSM8128-45/55/70


Issue 3.2 : January 1993


131,072 x 8 CMOS High Speed Static RAM

Features

Very Fast Access Times of 45/55/70 ns JEDEC Standard 32 pin DIL footprint VIL™ High Density Package Available Low Power Standby 50µW (typ.) Low Power Operation 150mW(typ.) **Completely Static Operation** 3.0V Battery Back-up Capability. Directly TTL compatible Common data inputs & outputs May be processed in accordance with MIL-STD-883

Block Diagram





Pin Count	Description	Package Type	Material	Pin Out
32	0.6" Dual-in-Line (DIP)	S	Ceramic	JEDEC
32	0.4" Dual-in-Line (DIP)	K	Ceramic	JEDEC
32	0.1" Vertical-in-Llne (VIL™)	V	Ceramic	JEDEC
32	Bottom Brazed Flat Pack	G	Ceramic	JEDEC
32	Extended Leadless Chip Carrier (LCC) W	Ceramic	JEDEC PENDING
32	J-Leaded Chip Carrier (JLCC)	J	Ceramic	JEDEC PENDING

Absol	ute	Maximum	Ratings
-------	-----	---------	---------

Voltage on any pin relative to V _{ss}	V _T	-0.5V to +7	V
Power Dissipation	₽Ţ	1	W
Storage Temperature	T _{stg}	-65 to +150	℃

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V_T can be -3.0V pulse of less than 30ns.

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input High Voltage	V _H	2.2	-	5.8	V
Input Low Voltage	٧.	-0.3	-	0.8	V
Operating Temperature	T,	0	-	70	℃
	T	-40	-	85	°C (8128I)
	T	-55	-	125	°C (8128M, MB)

Notes: (1) V_{ii} can be -3.0V pulse of less than 30ns.

DC Flectrical Characteristics (V = 5.0V+10% T =-55°C to +125°C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current Output Leakage Current	l _u	V_{H} =Gnd to V_{∞} $\overline{CS1}$ = V_{H} , $\overline{CS2}$ = V_{L} , V_{OUT} =GND to V_{∞}	-2	-	2	μА
		OE=V,, or WE=V,	-2	-	2	μΑ
Operating Supply Current	l _{cc}	CS1=V _E , CS2 = V _H , I _{OUT} =0mA	-	30	80	mA
Average Supply Current	l _{cc1}	Min. Cycle, duty=100%, lour=0mA,WE=V _H	-	60	120	mA
StandbySupply Current	SB SB1	$CS1=V_{H}, CS2=V_{L}V_{H}=V_{H}$ or V_{L} $CS1\geq V_{CC}=0.2V$, $CS2\leq 0.2V$	-	-	15	mA
•	991	0.2V≥V _w ≥V _∞ -0.2V	-	0.01	2	mA
Output Voltage	Voc	l _{ot} =6.0mA for -45 and -55 speed device l _{ot} =2.1 mA for -70 speed device	-	-	0.4	٧
	V _{OH}	I _{on} =-4.0mA for -45 and -55 speed device	2.4	-	-	٧

Note 1: Typical values are at V_{cc}=5.0V,T_A=25°C and specified loading.

Capacitance (V_{cc}=5V±10%,T_a=25°C)


Parameter	Symbol	Test Condition	typ	max	Unit
VP Capacitance	C _N	V _N =0V	-	7	рF
I/O Capacitance	C	· V _{vo} =0V	-	7	pF

Note: This parameter is sampled and not 100% tested.

AC Test Conditions

Output Load

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- Output load: See Load Diagram
- * V_=5V±10%




Electrical Characteristics & Recommended AC Operating Conditions

Read	Cycle

_		-45			-55		-70	
Parameter	Symbol	min	max	min	max	min	max	Units
Read Cycle Time	t _{RC}	45	-	55	-	70	-	ns
Address Access Time	t	-	45	-	55	-	70	ns
Chip Selection (CST) Access Time	t _{co1}	-	45	-	55	-	70	ns
Chip Selection (CS2) Access Time	t _{co2}	-	45	-	55	-	70	ns
Output Enable to Output Valid	t _{oe}	-	25	-	30	-	35	ns
Output Hold from Address Change	t _{on}	5	-	5	-	5	-	ns
Chip Selection (CS1) to O/P in Low Z	t _{lz1}	5	-	5	-	5	•	ns
Chip Selection (CS2) to O/P in Low Z(2)	t ₁₂₂	5	-	5	-	5	-	ns
Output Enable to Output in Low Z ⁽²⁾	toz	0	-	0	-	0	-	ns
Chip Deselect ($\overline{CS1}$) to O/P in high $Z^{(2)}$	t _{HZ1}	0	.20	0	25	0	30	ns
Chip Deselect (CS2) to O/P in high Z	t _{HZ2}	0	20	0	25	0	30	ns
Output Disable to Output in High Z ⁽²⁾	toriz	0	20	-	25	-	30	ns

Read Cycle Timing Waveform (1)




Notes:


- (1) WE is High for Read Cycle.
- (2) t_{rz} and t_{orz} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. At any given temperature and voltage condition, t_{rz} max is less than t_{rz} min both for a given device and from device to device. This parameter is sampled and not 100% tested.

		-45		-55		-70			
Parameter	Symbol	min	max	min	max	min	max	Unit	Notes
Write Cycle Time	t _{wc}	45	-	55	-	70	•	ns	
Chip Selection to End of Write	tcw	40	-	45	-	50	-	ns	
Address Valid to End of Write	t	40	-	45	-	50	•	ns	
Address Setup Time	t _{AS}	0	-	0	-	0	-	·ns	
Write Pulse Width	t _{we}	35	•	40	-	45	-	ns	
Write Recovery Time	twa	3	-	3	-	3	-	ns	
•	****	5	-	5	-	5	-	ns	(11)
Write to Output in High Z	t _{wiz}	0	25	0	30	0	35	ns	(10)
Data to Write Time Overlap	tow	20	-	25	-	30	-	ns	
Data Hold from Write Time	t _{on}	0	-	0	•	0	-	ns	
Output Active from End of Write		5	-	5	-	5	-	ns	(10)

Write Cycle No.1 Timing Waveform

Write Cycle No.2 Timing Waveform (12)






AC Characteristics Notes

- (1) A write occurs during the overlap of a low CS1, a high CS2 and a low WE. A write begins at the latest transition among CST going low, CS2 going high and WE going low. A write ends at the earliest transition among CST going high, CS2 going low and \overline{WE} goig high. t_{we} is measured from the beginning of write to the end of write. (2) t_{cw} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
- (3) tas is measured from the address valid to the beginning of write.
- (4) two is measured from the earlier of CS1 or WE going high or CS2 going high to the end of write cycle.
- (5) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (6) If CS1 goes low simultaneously with WE going low or after WE going low, outputs remain in high impedance state.
- (7) Dout is in the same phase as written data of this write cycle.
- (8) Dout is the read data of next address.
- (9) If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (10) two is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. These parameters are sampled and not 100% tested.
- (11) This value is mesured from CS2 going low to the end of the write cycle.
- (12) OE is continuously low. (OE=V_)


	Symbol	es - L Version Only (T _A =-55°C to +1 Test Condition	min	typ	max	Unit
V _∞ for Data Retention	V _{DR}	<u>CS1</u> ≥V _∞ -0.2V, CS2 ≥ V _∞ -0.2V or 0V ≤ CS2 ≤ 0.2V. V _N ≥ 0V	2.0		-	v
Data Retention Current	ICCOR	$V_{\infty}=3.0V, V_{M} \ge 0V, \overline{CS1} \ge V_{\infty}-0.2V,$ $CS2 \ge V_{\infty}-0.2V \text{ or } 0V \le CS2 \le 0.2V.$	-	-	700	μА
Chip Deselect to Data Retention	n t _{coa}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t _R	See Retention Waveform	5	-	-	ms

Notes (1) CS2 controls address buffer, WE buffer, CS1 buffer and OE buffer. If CS2 controls data retention mode, Vin levels (WE,OE,CS1,I/O) can be in the high impedance state. If CS1 controls Data Retention mode, CS2 must be ≥ V_{cc} - 0.2V or 0V ≤ CS2 ≤ 0.2V. The other input levels (address, WE,OE,I/O) can be in the high impedance state.

Low V_∞ Data Retention Timing Waveform 1 (CS1 controlled)




Low V_{cc} Data Retention Timing Waveform 2 (CS2 controlled)




Package Details Dimensions in mm (inches). Tolerance on all dimensions ± 0.254 (0.01)


32 pin 0.6" Dual-in-Line (DIP) - 'S' Package




32 pin 0.4" Dual-in-Line (DIP) - 'K' Package




32 pin 0.1" Vertical-in-Line (VIL™) - "V" Package




32 pin Extended Leadless Chip Carrier (LCC) - 'W' Package



32 pin Extended 'J' Leaded Chip Carrier (JLCC) - 'J' Package



32 pin Ceramic Flatpack - 'G' Package




Military Screening Procedure

Component Screening Flow for high reliability non-compliant product is detailed below:

MB COMPONENT SCREENING FLOW					
SCREEN	TEST METHOD	LEVEL			
Visual and Mechanical					
Internal visual	2010 Condition B or manufacturers equivalent	100%			
Temperature cycle	1010 Condition C (10 Cycles,-65°C to +150°C)	100%			
Constant acceleration	2001 Condition E (Y, only) (30,000g)	100%			
Pre-Burn-in electrical	Per applicable device specifications at T _{a=+25°C}	100%			
Bum-in	Method 1015, Condition D, T _A =+125°C, 160hrs min	100%			
Final Electrical Tests	Per applicable Device Specification				
Static (dc)	a) @ T _x =+25°C and power supply extremes	100%			
	b) @ temperature and power supply extremes	100%			
Functional	a) @ T _x =+25℃ and power supply extremes	100%			
	b) @ temperature and power supply extremes	100%			
Switching (ac)	a) @ T _a =+25°C and power supply extremes	100%			
- · · · · · · · · · · · · · · · · · · ·	b) @ temperature and power supply extremes	100%			
Percent Defective allowable (PDA)	Calculated at post-burn-in at T _A =+25°C	5%			
Hermeticity	1014				
Fine	Condition A	100%			
Gross	Condition C	100%			
	- Container of	100%			
External Visual	2009 Per vendor or customer specification	100%			

Ordering Information



V

G

W

= 32 pin 0.1" VIL

= 32 pad LCC

= 32 lead Flatpack

The policy of the company is one of continuous development and while the information presented 32 that tended blic C believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.



7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058

inc.