## 128Kx16 CMOS EEPROM

## FIG. 1


#### NC | 1 CS | 2 I/O15 | 3 I/O14 | 4 40 Vcc 39 🗆 WE 38 A16 37 A15 |/O14 | 4 |/O13 | 5 |/O12 | 6 |/O11 | 7 |/O10 | 8 36 A14 35 A13 34 🗆 A12 33 🗆 A11 32 A10 31 A9 30 GND | I/O7 | 12 | I/O6 | 13 | I/O5 | 14 | I/O4 | 15 | I/O3 | 16 | I/O2 | 17 | I/O2 | 17 | I/O2 | 17 | I/O3 | 16 | I/O2 | 17 | I/O3 | 29 A8 28 A7 27 A6 26 A5 25 A4 24 A3 I/O1 | 18 I/O0 | 19 23 🗆 A2 22 A1

**PIN CONFIGURATION** 

#### **PIN DESCRIPTION**

Ao-16	Address Inputs		
I/O <sub>0-15</sub>	Data Input/Output		
cs	Chip Select		
ŌĒ	Output Enable		
<del>W</del> E	Write Enable		
Vcc	+5.0V Power		
GND	Ground		

#### **BLOCK DIAGRAM**



# 128Kx16 BIT CMOS EEPROM MODULE FEATURES

- Read Access Times of 150, 200, 250, 300ns
- 40 Pin, Hermetic Ceramic DIP (Package 303)
- Commercial, Industrial and Military Temperature Ranges
- MIL-STD-883 Compliant Devices Available
- Write Endurance 10,000 Cycles
- Data Retention at 25°C, 10 Years
- Low Power CMOS Operation
- Automatic Page Write Operation
- Page Write Cycle Time 10ms Max.
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs
- 256Kx16 Organization Also Available In The Same Package

December 1997 1 White Microelectronics • Phoenix, AZ • (602) 437-1520

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol		Unit
Operating Temperature	Ta	-55 to +125	°C
Storage Temperature	Tstg	-65 to +150	°C
Signal Voltage Any Pin	<b>V</b> G	-0.6 to + 6.25	٧
Voltage on OE and A9		-0.6 to +13.5	V
Thermal Resistance junction to case	Өлс	28	°C/W
Lead Temperature (soldering -10 secs)		+300	°C

#### NOTE:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	٧
Input High Voltage	ViH	2.0	Vcc + 0.3	٧
Input Low Voltage	VIL	-0.3	+0.8	٧
Operating Temp. (Mil.)	Ta	-55	+125	°C
Operating Temp. (Ind.)	Ta	-40	+85	°C

#### **TRUTH TABLE**

	cs	<del>OE</del>	WE	Mode	Data I/O
Ι	Н	Х	Х	Standby	High Z
Γ	L	L	Н	Read	Data Out
Ι	L	Н	L	Write	Data In
Ι	Χ	Н	Χ	Out Disable	High Z/Data Out
I	Χ	Х	Н	Write	
Ι	Х	L	Х	Inhibit	

#### **CAPACITANCE**

 $(TA = +25^{\circ}C)$ 


Parameter	Symbol	Condition	Max	Unit
Input Capacitance	Cin	Vin = OV, f = 1MHz	50	pF
Output Capacitance	Соит	Vi/o = 0V, f = 1MHz	40	pF

This parameter is guaranteed by design but not tested.

## **DC CHARACTERISTICS**

(Vcc = 5.0V, GND = 0V, TA = -55°C to +125°C)

Parameter	Symbol	Conditions	128K x 16		Unit	
			Min Typ Max			
Input Leakage Current	ILI	Vcc = 5.5, Vin = GND to Vcc			10	μА
Output Leakage Current	ILO	CS = VIH, OE = VIH, VOUT = GND to Vcc			10	μА
Dynamic Supply Current	lcc	CS = VIL, OE = VIH, f = 5MHz, Vcc = 5.5			125	mA
Standby Current	lsв	$\overline{\text{CS}}$ = Vih, $\overline{\text{OE}}$ = Vih, f = 5MHz, Vcc = 5.5			1.2	mA
Output Low Voltage	Vol	IoL = 2.1mA, Vcc = 4.5V			0.45	V
Output High Voltage	Vон	Іон = -400μA, Vcc = 4.5V	2.4			V



#### **AC TEST CONDITIONS**

Parameter	Тур	Unit
Input Pulse Levels	VIL = 0, VIH = 3.0	٧
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	٧
Output Timing Reference Level	1.5	V

#### NOTES

Vz is programmable from -2V to +7V. lot & lot programmable from 0 to 16mA. Tester Impedance  $\,$  Zo = 75  $\Omega.$ 


Vz is typically the midpoint of VoH and VoL.

 $\mbox{lo}_{\rm L}$  &  $\mbox{lo}_{\rm H}$  are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance.

White Microelectronics • Phoenix, AZ • (602) 437-1520

## **READ**

Figure 3 shows read cycle waveforms. A read cycle begins with selection address, chip select and output enable. Chip select is accomplished by placing the  $\overline{\text{CS}}$  line low. Output enable is done by placing the  $\overline{\text{OE}}$  line low. The memory places the selected data byte on I/O0 through D7 after the access time. The output of the memory is placed in a high impedance state shortly after either the  $\overline{\text{OE}}$  line or  $\overline{\text{CS}}$  line is returned to a high level.



## **AC READ CHARACTERISTICS (SEE FIGURE 3)**

 $(Vcc = 5.0V, GND = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 

Parameter	Symbol	-1	50	-2	00	-2	50	-30	00	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	150		200		250		300		ns
Address Access Time	tacc		150		200		250		300	ns
Chip Select Access Time	tacs		150		200		250		300	ns
Output Hold from Address Change, $\overline{\text{OE}}$ or $\overline{\text{CS}}$	toн	0		0		0		0		ns
Output Enable to Output Valid	toe		85		85		100		125	ns
Chip Select or Output Enable to High Z Output	tor		70		70		70		70	ns

## WRITE

Write operations are initiated when both  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are low and  $\overline{\text{OE}}$  is high. The EEPROM devices support both a  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  controlled write cycle. The address is latched by the falling edge of either  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$ , whichever occurs last.

The data is latched internally by the rising edge of either  $\overline{CS}$  or  $\overline{WE}$ , whichever occurs first. A byte write operation will automatically continue to completion.

## WRITE CYCLE TIMING

Figures 4 and 5 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the  $\overline{\text{CS}}$  line low. Write enable consists of setting the  $\overline{\text{WE}}$  line low. The write cycle begins when the last of either  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  goes low.


The  $\overline{WE}$  line transition from high to low also initiates an internal 150µsec delay timer to permit page mode operation. Each subsequent  $\overline{WE}$  transition from high to low that occurs before the completion of the 150µsec time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.


#### **AC WRITE CHARACTERISTICS**

 $(VCC = 5V, GND = 0V, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

Parameter	Symbol	128K	х 16	Unit
		Min	Max	
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	0		ns
Write Pulse Width (WE or CS)	twp	150		ns
Chip Select Set-up Time	tcs	0		ns
Address Hold Time (1)	tah	50		ns
Data Hold Time	tон	10		ns
Chip Select Hold Time	tcн	0		ns
Data Set-up Time	tos	100		ns
Output Enable Set-up Time	toes	0		ns
Output Enable Hold Time	tоен	0		ns
Write Pulse Width High	twpн	50		ns







## **DATA POLLING**

Operation with data polling permits a faster method of writing to the EEPROM. The actual time to complete the memory programming cycle is faster than the guaranteed maximum.

The EEPROM features a method to determine when the internal programming cycle is completed. After a write cycle is initiated, the EEPROM will respond to read cycles to provide the microprocessor with the status of the programming cycle. The status consists of the last data byte written being returned with data bit I/O7 and I/O15 complemented during the programming cycle, then I/O7 and I/O15 true after completion.

#### **DATA POLLING AC CHARACTERISTICS**


 $(Vcc = 5V, GND = 0V, Ta = -55^{\circ}C to +125^{\circ}C)$ 

Parameter	Symbol	Min	Max	Unit
Data Hold Time	tон	10		ns
Output Enable Hold Time	tоен	10		ns
Output Enable To Output Delay	toe		100	ns
Write Recovery Time	twr	0		ns

Data polling allows a simple bit test operation to determine the status of the EEPROM. During the internal programming cycle, a read of the last word written will produce the complement of the data on I/O7 and I/O15. For example, if the data written consisted of I/O7 and I/O15 = HIGH, then the data read back would consist of I/O7 and I/O15 = LOW.

A polled word write sequence would consist of the following steps:

- 1. write word to EEPROM
- 2. store last word and last address written
- 3. release a time slice to other tasks
- 4. read word from EEPROM last address
- 5. compare I/O7 and I/O15 to stored value
  - **a)** If different, write cycle is not completed, go to step 3
  - **b)** If same, write cycle is completed, go to step 1 or step 3.



## **PAGE WRITE OPERATION**

These devices have a page write operation that allows one to 128 words to be written into the device and then simultaneously written during the internal programming period. Successive words may be loaded in the same manner after the first data word has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within  $150\mu s$  or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from A0 through A6 at each write cycle. In this manner a page of up to 128 words can be loaded into the EEPROM in a burst mode before beginning the relatively long interval programming cycle.


After the 150µs time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of words will be written at the same time. The internal programming cycle is the same regardless of the number of words accessed.

The page address must be the same for each word  $\underline{loa}$ d and must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CS}$ ). The block address also must be the same for  $\underline{eac}$ h word load and must remain valid throughout the  $\overline{WE}$  (or  $\overline{CS}$ ) low pulse. The page and block address lines are summarized below:


## PAGE MODE CHARACTERISTICS

(Vcc = 5.0V, GND = 0V, TA = -55°C to +125°C)

Parameter	Symbol	Min	Max	Unit
Write Cycle Time, TYP = 6ms	twc		10	ms
Data Set-up Time	tos	100		ns
Data Hold Time	tон	10		ns
Write Pulse Width	twp	150		ns
Word Load Cycle Time	tвьс		150	μs
Write Pulse Width High	twpн	50		ns




#### FIG. 8 **SOFTWARE BLOCK DATA PROTECTION ENABLE ALGORITHM**



#### NOTES:

- 1. Data Format: I/O<sub>15</sub> I/O<sub>0</sub> (Hex);
  Address Format: A<sub>16</sub> A<sub>0</sub> (Hex).
  2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 words of data may be loaded in the 128Kx16.

## FIG. 9 SOFTWARE BLOCK DATA PROTECTION DISABLE ALGORITHM



#### NOTES:

- Data Format: I/O<sub>15</sub> I/O<sub>0</sub> (Hex); Address Format: A<sub>16</sub> - A<sub>0</sub> (Hex).
- 2. 1 to 128 words of data may be loaded in the 128Kx16.

## **SOFTWARE DATA PROTECTION**

A software write protection feature may be enabled or disabled by the user. When shipped by White Microelectronics, the devices have the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code words to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three byte write sequence to permit writing. After setting software data protection, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device, however, for the duration of twc. The write protection feature can be disabled by a six byte write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

The software write protection guards against inadvertent writes during power transitions or unauthorized modification using a PROM programmer.

#### HARDWARE DATA PROTECTION

Several methods of hardware data protection have been implemented in the White Microelectronics EEPROM. These are included to improve reliability during normal operations.

a) Vcc power on delay

As Vcc climbs past 3.8V typical the device will wait 5msec typical before allowing write cycles.

b) Vcc sense


While below 3.8V typical write cycles are inhibited.


c) Write inhibiting

Holding OE low and either CS or WE high inhibits write cycles.

d) Noise filter

Pulses of <8ns (typ) on  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$  will not initiate a write cycle.





DISTRIBUTATION	SPEED	PAGICAGE	SMD NO
128K x 16 EEPROM Module	300ns	40 pin DIP (C)	5962-96689 01HXX*
128K x 16 EEPROM Module	250ns	40 pin DIP (C)	5962-96689 02HXX*
128K x 16 EEPROM Module	200ns	40 pin DIP (C)	5962-96689 03HXX*
128K x 16 EEPROM Module	150ns	40 pin DIP (C)	5962-96689 04HXX*