



54ACT11086, 74ACT11086
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

T-43-21-00

TID185—D3390, NOVEMBER 1989

- Inputs are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11086 ... J PACKAGE
74ACT11086 ... D OR N PACKAGE
(TOP VIEW)54ACT11086 ... FK PACKAGE
(TOP VIEW)

NC—No internal connection

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

2-102


Copyright © 1989, Texas Instruments Incorporated

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75266


54ACT11086, 74ACT11086
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

T10185—D3390, NOVEMBER 1989

logic symbol†



logic diagram (positive logic)



T-43-21

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

exclusive-OR logic


An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE-OR



These are five equivalent Exclusive-OR symbols valid for an 'ACT11086 gate in positive logic; negation may be shown at any two ports.

LOGIC IDENTITY ELEMENT




The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

EVEN-PARITY



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND pins	±100 mA
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**54ACT11086, 74ACT11086
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES**

T-43-21

D3390, NOVEMBER 1989—TI0185

recommended operating conditions

		54ACT11086		74ACT11086		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2	2	V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-24		-24	mA
I _{OL}	Low-level output current		24		24	mA
Δt/Δv	Input transition rise or fall rate	0	10	0	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11086		74ACT11086		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I _{OH} = -50 mA†	5.5 V				3.85				
V _{OL}	I _{OL} = 50 μA	5.5 V						3.85		V
		5.5 V	0.1			0.1		0.1		
	I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I _{OL} = 50 mA†	5.5 V				1.65				
I _I	I _{OL} = 75 mA†	5.5 V						1.65		μA
		5.5 V								
	I _I = V _{CC} or GND	5.5 V		±0.1		±1		±1		
	I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		4	80		40		
	ΔI _{CO} ‡	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.9	1		1		mA
C _I	V _I = V _{CC} or GND	5 V		3.5						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

2-104



TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11086, 74ACT11086
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

TI0185—D3390, NOVEMBER 1969

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			$T_A = \text{MIN to MAX}^\dagger$			UNIT	
			'ACT11086			54ACT11086		74ACT11086		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	Y	1.5	5.1	8.7	2.15	10.2	1.5	9.6	ns
t_{PHL}			1.5	5.1	8	1.6	9.6	1.5	9	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

T-43-21

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per gate	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	26	pF




54ACT11086, 74ACT11086

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES


T-43-21

D3390, NOVEMBER 1989—T10185

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



PROPAGATION DELAY TIMES

- NOTES: A. C_L Includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_0 = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns.
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS