

Enhanced Flash Type 8-Bit MCU with EEPROM

HT66F016/HT66F017 HT68F016/HT68F017

Ň

Revision: 1.00 Date: May 14, 2012

www.holtek.com



Table of Contents

General Description	7
Features	7
CPU Features	
Peripheral Features	7
Technical Document	7
Selection Table	8
Block Diagram	8
Pin Assignment	9
Pin Description	10
нт66F016/Нт66F017	10
HT68F016/HT68F017	11
Absolute Maximum Ratings	11
D.C. Characteristics	12
A.C. Characteristics	14
A/D Converter Characteristics	15
Comparator Electrical Characteristics	15
Power-on Reset Characteristics	16
Bandgap Reference (Vbg) Characteristic Curve	16
System Architecture	17
Clocking and Pipelining	
Program Counter	18
Stack	18
Arithmetic and Logic Unit – ALU	18
Flash Program Memory	19
Structure	
Special Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming	
RAM Data Memory	
Structure	21



Special Function Register Description	23
Indirect Addressing Registers – IAR0, IAR1	23
Memory Pointers – MP0, MP1	23
Bank Pointer – BP	24
Accumulator – ACC	24
Program Counter Low Register – PCL	24
Look-up Table Registers – TBLP, TBHP, TBLH	24
Status Register – STATUS	25
EEPROM Data Memory	26
EEPROM Data Memory Structure	
EEPROM Registers	
Reading Data from the EEPROM	
Writing Data to the EEPROM	
Write Protection	28
EEPROM Interrupt	28
Programming Considerations	28
Oscillator	30
Oscillator Overview	30
System Clock Configurations	30
External Crystal/Ceramic Oscillator – HXT	31
Internal RC Oscillator – HIRC	31
Internal 32kHz Oscillator – LIRC	31
Supplementary Oscillators	31
Operating Modes and System Clocks	32
System Clocks	
System Operation Modes	33
Control Register	34
Fast Wake-up	35
Operating Mode Switching and Wake-up	
NORMAL Mode to SLOW Mode Switching	
SLOW Mode to NORMAL Mode Switching	
Entering the SLEEP0 Mode	
Entering the SLEEP1 Mode	
Entering the IDLE0 Mode	
Entering the IDLE1 Mode Standby Current Considerations	
Wake-up	
Programming Considerations	
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Operation	
Watchdog Timer Enable/Disable Control	



Reset and Initialisation	42
Reset Functions	42
Reset Initial Conditions	43
nput/Output Ports	46
Pull-High Resistors	
Port A Wake-up	47
I/O Port Control Register	47
Pin-remapping Functions	48
Pin-remapping Registers	48
I/O Pin Structures	48
Programming Considerations	48
Гimer Modules – ТМ	50
Introduction	
TM Operation	50
TM Clock Source	50
TM Interrupts	5´
TM External Pins	51
Programming Considerations	52
Compact Type TM – CTM	53
Compact TM Operation	
Compact Type TM Register Description	
CTM Register List	
Compact Type TM Operating Modes	58
Compare Match Output Mode	58
Timer/Counter Mode	60
PWM Output Mode	60
Standard Type TM – STM	62
Standard TM Operation	
Standard Type TM Register Description	
STM Register List	
Standard Type TM Operating Modes	67
Compare Output Mode	
Timer/Counter Mode	69
PWM Output Mode	69
Single Pulse Mode	71
Capture Input Mode	72
Analog to Digital Converter	73
A/D Overview	
A/D Converter Register Description	
A/D Converter Data Registers ADRL, ADRH	
A/D Converter Control Registers – ADCR0, ADCR1, ACERL	
A/D Operation	

Instruction Definition	100
Instruction Set Summary	
Other Operations	
Table Read Operations	
Bit Operations	
Logical and Rotate Operations Branches and Control Transfer	
Arithmetic Operations	
Moving and Transferring Data	
Instruction Timing	
Introduction	
Instruction Set	-
Application Circuits	
Configuration Options	
LVD Operation	
LVD Register	
Low Voltage Detector – LVD	
Programming Considerations	
Interrupt Wake-up Function	92
TM Interrupts	
LVD Interrupt	
EEPROM Interrupt	
Time Base Interrupts	
A/D Converter Interrupt	
Comparator Interrupt Multi-function Interrupt	
External Interrupt	
Interrupt Operation	
Interrupt Registers	
Interrupts	
Programming Considerations	
Comparator Interrupt	
Comparator Operation	
Comparators	
A/D Transfer Function A/D Programming Example	
Programming Considerations A/D Transfer Function	
Summary of A/D Conversion Steps	
Current of A/D Constantion Chairs	70



Package Information	110
16-pin DIP (300mil) Outline Dimensions	
16-pin NSOP (150mil) Outline Dimensions	112
16-pin SSOP (150mil) Outline Dimensions	113
Product Tape and Reel Specifications	114

HOLTEK HT66F016/HT66F017/HT68F016/HT68F017 Enhanced Flash Type 8-Bit MCU with EEPROM

Technical Document

<u>Application Note</u>
 - <u>HA0075E MCU Reset and Oscillator Circuits Application Note</u>

Features

CPU Features

- Operating Voltage: f_{SYS}= 8MHz: 2.2V~5.5V f_{SYS}= 12MHz: 2.7V~5.5V f_{SYS}= 20MHz: 4.5V~5.5V
- Up to 0.2 μs instruction cycle with 20MHz system clock at V_{\tiny DD}{=}5V
- Power down and wake-up functions to reduce power consumption
- Three oscillators
 - External crystal -- HXT
 - Internal RC --HIRC
 - Internal 32kHz RC -- LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- Fully integrated internal 8MHz oscillator requires no external components
- All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- 8 subroutine nesting levels
- Bit manipulation instruction

General Description

The devices are Flash Memory type 8-bit high performance RISC architecture microcontrollers. Offering users the convenience of Flash Memory multi-programming features, these devices also include a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D converter and a comparator functions. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.


Peripheral Features

- Flash Program Memory: up to 2K×16
- RAM Data Memory: up to 128×8
- EEPROM Memory: 64×8
- Watchdog Timer function
- 14 bidirectional I/O lines
- Two external interrupt lines shared with I/O pins
- Multiple Timer Module for time measure, input capture, compare match output, PWM output or single pulse output functions
- Comparator function
- Dual Time-Base functions for generation of fixed time interrupt signals
- Low voltage reset function
- Low voltage detect function
- 4-channel 12-bit resolution A/D converter
- Package types: 16-pin DIP/NSOP/SSOP

A full choice of HXT, HIRC and LIRC oscillator functions are provided including a fully integrated system oscillator which requires no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimize power consumption.

The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the devices will find excellent use in applications such as electronic metering, environmental monitoring, handheld instruments, household appliances, electronically controlled tools, motor driving in addition to many others.

7






Selection Table

Most features are common to all devices. The main feature distinguishing them is the A/D Converter only. The following table summarises the main features of each device.


Device	Program Memory	Data Memory	Data EEPROM	I/O	A/D	16-bit Timer Module	Time Base	Comparator	Stack	Package
HT68F016	1Kx16	64x8	64x8	14	—	STMx1	2	1	4	16DIP/NSOP/SSOP
HT68F017	2Kx16	128x8	64x8	14	_	CTMx1 STMx1	2	1	8	16DIP/NSOP/SSOP
HT66F016	1Kx16	64x8	64x8	14	12-bitx4	STMx1	2	1	4	16DIP/NSOP/SSOP
HT66F017	2Kx16	128x8	64x8	14	12-bitx4	CTMx1 STMx1	2	1	8	16DIP/NSOP/SSOP

Block Diagram





Pin Assignment



Note: 1. Bracketed pin names indicate non-default pinout remapping locations.

- 2. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
- 3. VDD&AVDD means the VDD and AVDD are the double bonding.



Pin Description

With the exception of the power pins, all pins on these devices can be referenced by their Port name, e.g. PA.0, PA.1 etc, which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

The following tables only include the pins which are directly related to the MCU. The pin descriptions of the additional peripheral functions are located at the end of the datasheet along with the relevant peripheral function functional description.

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB5	Port B	PBPU	ST	CMOS	
AN0~AN3	A/D converter input	ACERL	AN		PA0~PA3
VREF	A/D converter reference input	ADCR1	AN		PA1
C-	Comparator input		AN		PA1
C+	Comparator input	CPC	AN		PA0
СХ	Comparator output			CMOS	PA2
TCK1	TM1 input	PRM	ST		PA2 or PA3
TP1	TM1 I/O	PRM TMPC	ST	CMOS	PA4, PA6, PA7 or PB1
INT0	External Interrupt 0	INTC0 INTEG	ST		PA3 or PA2
INT1	External Interrupt 1	INTC2 INTEG	ST		PA5 or PA4
OSC1	HXT pin	со	НХТ		PA6
OSC2	HXT pin	со		НХТ	PA5
VDD	Power supply	_	PWR		_
VSS	Ground	_	PWR	_	_

HT66F016, HT68F016

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output

AN: Analog input pin

HXT: High frequency crystal oscillator

HT68F016 doesn't have AN0~AN3, VREF pin.



HT66F017, HT68F017

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB5	Port B	PBPU	ST	CMOS	
AN0~AN3	A/D converter input	ACERL	AN		PA0~PA3
VREF	A/D converter reference input	ADCR1	AN		PA1
C-	Comparator input		AN		PA1
C+	Comparator input	CPC	AN		PA0
СХ	Comparator output			CMOS	PA2
ТСК0	TM0 input	PRM	ST		PA4, PA6, PA7or PB1
TCK1	TM1 input	PRM	ST	_	PA2 or PA3
TP0	тмо і/о	PRM TMPC	ST	CMOS	PA2, PA3, PA5 or PB0
TP1	TM1 I/O	PRM TMPC	ST	CMOS	PA4, PA6, PA7 or PB1
ΙΝΤΟ	External Interrupt	INTC0 INTEG	ST		PA3 or PA2
INT1	External Interrupt	INTC2 INTEG	ST		PA5 or PA4
OSC1	HXT pin	со	НХТ		PA6
OSC2	HXT pin	со		HXT	PA5
VDD	Power supply *		PWR	_	—
AVDD	A/D converter power supply *	_	PWR	_	_
VSS	Ground **	_	PWR	_	_
AVSS	A/D converter ground **	—	PWR		_

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output

HXT: High frequency crystal oscillator

- *: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.
- **: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

HT68F017 doesn't have AN0~AN3, VREF pin.

Absolute Maximum Ratings

Supply Voltage	V _{SS} –0.3V to V _{SS} +6.0V	Storage Temperature	–50°C to 125°C
Input Voltage	V _{SS} –0.3V to V _{DD} +0.3V	Operating Temperature	–40°C to 85°C
I _{OL} Total	100mA	I _{OH} Total	–100mA
Total Power Dissipation	500mW		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

•	Dent		Test Conditions		-		
Symbol	nbol Parameter		Conditions	Min.	Тур.	Max.	Unit
			f _{SYS} =8MHz	2.2		5.5	V
V _{DD}	Operating Voltage (HXT, HIRC)	—	f _{sys} =12MHz	2.7	_	5.5	V
			f _{sys} =20MHz	4.5		5.5	V
		3V	No load, f _H =8MHz,	_	1.0	1.5	mA
		5V	ADC off, WDT enable	_	2.5	4.0	mA
	Operating Current (HXT),	3V	No load, f _H =12MHz,	_	1.5	2.5	mA
I _{DD1}		5V	ADC off, WDT enable	_	3.5	5.5	mA
001	$(f_{SYS}=f_{H}, f_{S}=f_{SUB}=f_{LIRC})$	3V	No load, f _H =16MHz,		2.0	3.0	mA
		5V	ADC off, WDT enable	_	4.5	7.0	mA
		5V	No load, f _H =20MHz, ADC off, WDT enable	_	5.5	8.5	mA
1	Operating Current (HIRC),	3V	No load, f _H =8MHz,		1.4	2.1	mA
DD2	$(f_{SYS}=f_{H}, f_{S}=f_{SUB}=f_{LIRC})$	5V	ADC off, WDT enable	_	2.4	3.6	mA
I	Operating Current (LIRC),	3V	No load, ADC off, WDT enable	_	10	20	μA
DD3	$(f_{SYS}=f_L=f_{LIRC}, f_S=f_{SUB}=f_{LIRC})$	5V			30	50	μA
l	IDLE0 Mode Standby Current	3V	V No load, ADC off, WDT		1.5	3.0	μA
IDLE0	(LIRC on)	5V	enable		3.0	6.0	μA
	IDLE1 Mode Standby Current	3V	No load, ADC off, WDT	—	0.6	1.0	mA
l	(HXT)	5V	enable, f _{SYS} =12MHz on	_	1.3	2.0	mA
I _{IDLE1}	IDLE1 Mode Standby Current	3V	No load, ADC off, WDT		0.9	1.4	mA
	(HIRC)	5V	enable, f _{SYS} =8MHz on		1.2	1.8	mA
1	SLEEP0 Mode Standby Current	3V	No load, ADC off, WDT	—		1	μA
SLEEP0	(LIRC off)	5V	disable	—		2	μA
1	SLEEP1 Mode Standby Current	3V	No load, ADC off, WDT		1.5	3.0	μA
SLEEP1	(LIRC on)	5V	enable		2.5	5.0	μA
V _{IL}	Input Low Voltage for I/O Ports,	_	_	0		$0.2V_{\text{DD}}$	V
vil.	TC and INT	5V		0		1.5	
V _{IH}	Input High Voltage for I/O Ports,			$0.8V_{\text{DD}}$		V _{DD}	V
* IH	TC and INT	5V		3.5		5.0	
V _{LVR1}			LVR Enable, 2.10V option	-5%	2.10	+5%	V
V _{LVR2}	LVR Voltage Level		LVR Enable, 2.55V option	-5%	2.55	+5%	V
V _{LVR3}		_	LVR Enable, 3.15V option	-5%	3.15	+5%	V
V _{LVR4}			LVR Enable, 3.80V option	-5%	3.80	+5%	V



Ta=2								
Complete L	Parameter		Test Conditions	Min	-		11	
Symbol	Faranieter		Conditions	Min.	Тур.	Max.	Unit	
V _{LVD1}			LVDEN=1, V _{LVD} =2.0V	-5%	2.00	+5%	V	
V _{LVD2}			LVDEN=1, V _{LVD} =2.2V	-5%	2.20	+5%	V	
V _{LVD3}	-		LVDEN=1, V _{LVD} =2.4V	-5%	2.40	+5%	V	
V _{LVD4}	LVD Voltage Level		LVDEN=1, V _{LVD} =2.7V	-5%	2.70	+5%	V	
V _{LVD5}		_	LVDEN=1, V _{LVD} =3.0V	-5%	3.00	+5%	V	
V _{LVD6}			LVDEN=1, V _{LVD} =3.3V	-5%	3.30	+5%	V	
V _{LVD7}	-		LVDEN=1, V _{LVD} =3.6V	-5%	3.60	+5%	V	
V _{LVD8}			LVDEN=1, V _{LVD} =4.0V	-5%	4.00	+5%	V	
I _{LVD1}	Additional Power Consumption		LVR disable, LVDEN=1	_	75	120	μA	
I _{LVD2}	if LVR and LVD is Used	—	LVR enable, LVDEN=1		90	150	μA	
V		3V	I _{oL} =9mA			0.3	V	
V _{OL}	Output Low Voltage I/O Port	5V	I _{oL} =20mA	_	_	0.5	V	
N		3V	I _{он} =–3.2mA	2.7	_	_	V	
V _{OH}	Output High Voltage I/O Port	5V	I _{он} =–7.4mA	4.5	_	_	V	
D	Pull-high Resistance for I/O	3V		20	60	100	kΩ	
R _{PH}	Ports	5V		10	30	50	kΩ	
V ₁₂₅	1.25V Reference with Buffer Voltage			-3%	1.25	+3%	V	
I ₁₂₅	Additional Power Consumption if 1.25V Reference with Buffer is used		_	_	200	300	μΑ	



Ta=25°C

A.C. Characteristics

	Dennet	Test Conditions			_			
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
		_	2.2V~5.5V	DC		8	MHz	
f _{CPU}	Operating Clock		2.7V~5.5V	DC		12	MHz	
			4.5V~5.5V	DC		20	MHz	
			2.2V~5.5V	0.4	_	8	MHz	
f _{sys}	System Clock (HXT)	_	2.7V~5.5V	0.4		12	MHz	
			4.5V~5.5V	0.4		20	MHz	
£	Sustan Clash (UDC)	3.0V~ 5.5V	Ta= –40°C~85°C	-6%	8	+6%	MHz	
f _{HIRC}	System Clock (HIRC)	4.5V~ 5.5V	Ta= –40°C~85°C	-2%	8	+2%	MHz	
f _{LIRC}	System Clock (LIRC)	5V	Ta=25°C	-10%	32	+10%	kHz	
t _{INT}	Interrupt Pulse Width	_	_	10	_	_	μs	
t _{LVR}	Low Voltage Width to Reset	_	—	120	240	480	μs	
t _{LVD}	Low Voltage Width to Interrupt	_	_	20	45	90	μs	
t _{LVDS}	LVDO stable time	_	For all V_{LVD} , LVR disable	200	_	_	μs	
t _{BGS}	VBG Turn on Stable Time		_	200		_	μs	
t _{TIMER}	TCKn Input Pulse Width	_	_	0.3		_	μs	
t _{SRESET}	Software Reset Width to Reset		_	45	90	120	μS	
+	System Reset Delay Time (Power on Reset)			25	50	100	ms	
t _{RSTD}	System Reset Delay Time (Any Reset except Power on Reset)		_	8.3	16.7	33.3	ms	
	System Start-up Timer Period		f _{SYS} =HXT OSC	128	_	_		
t _{sst}	(Wake-up from HALT, f _{SYS} off at HALT State)	_	f _{SYS} =HIRC OSC	16	_	_	t _{sys}	
			f _{SYS} =LIRC OSC	2	_	_		
	System Start-up Timer Period (Wake-up from HALT, f _{SYS} on at HALT State)		_	2		_	t _{sys}	
t _{EERD}	EEPROM Read Time	_	_		2	4	t _{sys}	
t _{EEWR}	EEPROM Write Time		_	_	2	4	ms	

Note: 1. t_{SYS}=1/f_{SYS}

2. To maintain the accuracy of the internal HIRC oscillator frequency, a 0.1μ F decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.



A/D Converter Characteristics

	Parameter		Test Conditions		Тур.	Max.	
Symbol		V _{DD}	Conditions	Min.			Unit
AV _{DD}	A/D Converter Operating Voltage		V_{REF} =AV _{DD}	2.7		5.5	V
V _{ADI}	A/D Converter Input Voltage		_	0		VREF	V
V _{REF}	A/D Converter Reference Voltage			2		AV _{DD}	V
DNL	Differential Non-linearity	5V	t _{ADCK} = 1.0μs		±1	±2	LSB
INL	Integral Non-linearity	5V	t _{ADCK} = 1.0μs		±2	±4	LSB
	Additional Power Consumption if A/D Converter is Used	3V	No load, t _{ADCK} = 0.5μs		0.90	1.35	mA
I _{ADC}		5V	No load, t _{ADCK} = 0.5μs		1.20	1.80	mA
t _{ADCK}	A/D Converter Clock Period	2.2~ 5.5V	_	0.5		10	μs
t _{ADC}	A/D Conversion Time (Include Sample and Hold Time)	2.2~ 5.5V	12-bit A/D Converter	_	16	_	t _{ADCK}
t _{ADS}	A/D Converter Sampling Time	2.2~ 5.5V			4		t _{ADCK}
t _{on2st}	A/D Converter On-to-Start Time	2.2~ 5.5V		2		_	μs

Comparator Electrical Characteristics

Ta=25°C

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	win.	Typ.	IVIAX.	Unit
V _{CMP}	Comparator Operating Voltage	_		2.2		5.5	V
		3V		_	37	56	μA
Comparator Operating C	Comparator Operating Current	5V		_	130	200	μA
V _{CMPOS}	Comparator Input Offset Voltage	_		-10	_	10	mV
V _{HYS}	Hysteresis Width	_		20	40	60	mV
V _{CM}	Comparator Common Mode Voltage Range	_	_	V _{ss}		V _{DD} -1.4V	V
A _{OL}	Comparator Open Loop Gain	_		60	80	_	dB
t _{PD}	Comparator Response Time	_	With 100mV overdrive (Note)		370	560	ns


Note: Measured with comparator one input pin at $V_{CM} = (V_{DD}-1.4)/2$ while the other pin input transition from V_{SS} to $(V_{CM} + 100 \text{mV})$ or from V_{DD} to $(V_{CM} - 100 \text{mV})$.




Power-on Reset Characteristics

Symbol	Parameter	Test Conditions		Min	-		11
		V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{POR}	VDD Start Voltage to Ensure Power-on Reset		_			100	mV
R _{POR AC}	VDD Raising Rate to Ensure Power-on Reset			0.035			V/ms
t _{POR}	Minimum Time for VDD Stays at V_{POR} to Ensure Power-on Reset		_	1			ms

Vdd



Bandgap Reference (Vbg) Characteristic Curve





System Architecture


A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining


The main system clock, derived from either a HXT, HIRC or LIRC oscillator is subdivided into four internally

generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions here the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining



Instruction Fetching



Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

	Program Counter		
Device	Program Counter High Byte	PCL Register	
HT66F016 HT68F016	PC9~PC8	PCL7~PCL0	
HT66F017 HT68F017	PC10~PC8	PCL7~PCL0	


Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack has multiple levels depending upon the device and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack. If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



Device	Stack Levels
HT66F016, HT68F016	4
HT66F017, HT68F017	8

Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement INCA, INC, DECA, DEC
- Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device series the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, these Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $2K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.

Device	Capacity
HT66F016, HT68F016	1K×16
HT66F017, HT68F017	2K×16



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD[m]" or "TABRDL[m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K words Program Memory of the device. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the present page if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.



• Table Read Program Example

tempreg1 db ?	; temporary register #1
tempreg2 db ? : :	; temporary register #2
mov a,06h mov tblp,a	<pre>; initialise low table pointer - note that this address ; is referenced</pre>
mov a,07h tbhp,a :	; initialise high table pointer
: tabrd tempreg1	; transfers value in table referenced by table pointer data at program ; memory address "706H" transferred to tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrd tempreg2	; transfers value in table referenced by table pointer data at program ; memory address "705H" transferred to tempreg2 and TBLH in this ; example the data "1AH" is transferred to tempreg1 and data "0FH" to ; register tempreg2
:	
org 700h	; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, : :	, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh

In Circuit Programming

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 5-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.


Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPMS	PA7	Programming Mode Select
ICPDA	PA0	Programming Serial Data
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

Programmer and MCU Pins

The Program Memory can be programmed serially in-circuit using this 5-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the in-circuit programming of the devices are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process the ICPMS pin will be held low by the programmer disabling the normal operation of the microcontroller and taking control of the PA0 and PA2 I/O pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins





Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

RAM Data Memory


The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Structure

Divided into two sections, the first of these is an area of RAM, known as the Special Function Data Memory. Here are located registers which are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation.

Device	Capacity	Bank 0	Bank 1
HT66F016 HT68F016	64×8	80H~BFH	Unimplemented
HT66F017 HT68F017	128×8	80H~FFH	Unimplemented

General Purpose Data Memory Structure



The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The overall Data Memory is subdivided into two banks for all the devices. The Special Purpose Data Memory registers are accessible in all banks, with the exception of the EEC register at address 40H, which is only accessible in Bank 1. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value. The start address of the Data Memory for all devices is the address 00H.



	Bank 0 Bank 1		Bank 0	Bank 1
00H	IAR0	20H	AD	RL
01H	MP0	21H	ADRH	
02H	IAR1	22H	AD	CR0
03H	MP1	23H	AD	CR1
04H	BP	24H	AC	ERL
05H	ACC	25H		PC
06H	PCL	26H	СТ	RL
07H	TBLP	27H	LV	RC
08H	TBLH	28H	Unu	used
09H	TBHP	29H	Unu	used
0AH	STATUS	2AH	Unı	used
0BH	SMOD	2BH	Unu	used
0CH	LVDC	2CH	Unused	
0DH	INTEG	2DH	Unused	
0EH	INTC0	2EH	Unused	
0FH	INTC1	2FH	TM1C0	
10H	INTC2	30H	TM	1C1
11H	MFI0	31H		1DL
12H	MFI1	32H	TM	1DH
13H	MFI2	33H	TM	1AL
14H	PA	34H		1AH
15H	PAC	35H	TM	1RP
16H	PAPU	36H		
17H	PAWU		Unu	used
18H	PRM	3CH		
19H	TMPC	3DH	PB	
1AH	WDTC	3EH	PBC	
1BH	TBC	3FH	PB	PU
1CH	Unused	40H	Unused	EEC
1DH	Unused	41H		
1EH	EEA		Unı	used
1FH	EED	7FH		
		"00"		

: Unused, read as "00"

HT66F016/HT68F016 Special Purpose Data Memory

Note: note: address 20H~24H are unimplemented for HT68F016

	Bank 0 Bank 1		Bank 0	Bank 1
00H	IAR0	20H	AD	RL
01H	MP0	21H	ADI	RH
02H	IAR1	22H	ADC	R0
03H	MP1	23H	ADC	R1
04H	BP	24H	ACE	
05H	ACC	25H	CP	
06H	PCL	26H	CTI	RL
07H	TBLP	27H	LVF	RC
08H	TBLH	28H	TMC	C0
09H	TBHP	29H	TMC	IC1
0AH	STATUS	2AH	TMC	DL
0BH	SMOD	2BH	TM0DH	
0CH	LVDC	2CH	TM0AL	
0DH	INTEG	2DH	TM0AH	
0EH	INTC0	2EH	TM0RP	
0FH	INTC1	2FH	TM1C0	
10H	INTC2	30H	TM1	C1
11H	MFI0	31H	TM1	DL
12H	MFI1	32H	TM1	DH
13H	MFI2	33H	TM1	
14H	PA	34H	TM1	
15H	PAC	35H	TM1	RP
16H	PAPU	36H		
17H	PAWU		Unu	sed
18H	PRM	3CH		
19H	TMPC	3DH	PI	3
1AH	WDTC	3EH	PB	C
1BH	TBC	3FH	PBF	-
1CH	Unused	40H	Unused	EEC
1DH	Unused	41H		
1EH	EEA		Unu	sed
1FH	EED	7FH		

: Unused, read as "00"

HT66F017/HT68F017 Special Purpose Data Memory Note: note: address 20H~24H are unimplemented for HT68F017



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation

Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to, is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1. Note that for this series of devices, the Memory Pointers, MP0 and MP1, are both 8-bit registers and used to access the Data Memory together with their corresponding indirect addressing registers IAR0 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

data .section 'data' adres1 db ? adres2 db ? adres3 db ? adres4 db? block db? code .section at 0 'code' org 00h start: mov a,04h ; setup size of block mov block, a mov a, offset adres1 ; Accumulator loaded with first RAM address mov mp0, a setup memory pointer with first RAM address loop: clr IAR0 inc mp0 sdz block jmp loop ; clear the data at address defined by MPO ; increment memory pointer ; check if last memory location has been cleared continue:

The important point to note here is that in the example shown above, no reference is made to specific RAM addresses.



Bank Pointer - BP

For this series of devices, the Data Memory is divided into two banks. Selecting the required Data Memory area is achieved using the Bank Pointer. Bit 0 is used to select Data Memory Banks 0~1.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains unaffected. It should be noted that the Special Function Data Memory is not affected by the bank selection, which means that the Special Function Registers can be accessed from within any bank. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from banks other than Bank 0 must be implemented using indirect addressing.

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointer and indicates the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Bankiron	Bank Fonder Register											
Bit	7	6	5	4	3	2	1	0				
Name							_	DMBP0				
R/W			_	_			_	R/W				
POR							_	0				

• Bank Pointer Register

Bit 7 ~ 1 Bit 0

1 Unimplemented, read as "0"

DMBP0: Select Data Memory Banks 0: Bank 0 1: Bank 1



Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

• C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.

- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- · OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0
Name			то	PDF	OV	Z	AC	С
R/W		_	R	R	R/W	R/W	R/W	R/W
POR			0	0	х	х	х	х

"x" unknown

Bit 7, 6	Unimplemented, read as "0"
Bit 5	TO: Watchdog Time-Out flag
	0: After power up or executing the "CLR WDT" or "HALT" instruction 1: A watchdog time-out occurred.
Bit 4	PDF: Power down flag
	0: After power up or executing the "CLR WDT" instruction
	1: By executing the "HALT" instruction
Bit 3	OV: Overflow flag
	0: no overflow
	 an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.
Bit 2	Z: Zero flag
	0: The result of an arithmetic or logical operation is not zero
	1: The result of an arithmetic or logical operation is zero
Bit 1	AC: Auxiliary flag
	0: no auxiliary carry
	1: an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction
Bit 0	C: Carry flag
	0: no carry-out
	1: an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation
	C is also affected by a rotate through carry instruction



EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 64×8 bits for this series of devices. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and data register in Bank 0 and a single control register in Bank 1.

Device	Capacity	Address
All devices	64×8	00H ~ 3FH

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same was as any other Special Function Register. The EEC register however, being located in Bank1, cannot be addressed directly and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

EEPROM Register List

Nome		Bit									
Name	7	6	5	4	3	2	1	0			
EEA	_		D5	D4	D3	D2	D1	D0			
EED	D7	D6	D5	D4	D3	D2	D1	D0			
EEC					WREN	WR	RDEN	RD			

• EEA Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W			R/W	R/W	R/W	R/W	R/W	R/W
POR			х	х	х	х	х	х

"x" unknown

Bit 7 ~ 6 Unimplemented, read as "0"

Bit 5 ~ 0 Data EEPROM address

Data EEPROM address bit 5 ~ bit 0



• EEC Register

Bit	7	6	5	4	3	2	1	0			
Name					WREN	WR	RDEN	RD			
R/W					R/W	R/W	R/W	R/W			
POR					0	0	0	0			
Bit 7 ~ 4 Bit 3	4 Unimplemented, read as "0" WREN: Data EEPROM Write Enable 0: Disable 1: Enable										
Bit 2	 This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. WR: EEPROM Write Control 0: Write cycle has finished 1: Activate a write cycle 										
	activate	a write cycle	e. This bit will	be automati	cally reset to	zero by the h	oplication pro nardware afte nas not first b	er the write			
Bit 1	RDEN : 0: Disa 1: Ena	able	OM Read Ena	able							
						0	ore Data EEP ROM read op				
Bit 0	0: Rea	RD : EEPROM Read Control 0: Read cycle has finished 1: Activate a read cycle									
	This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.										
	Note: The WREN, WR, RDEN and RD can not be set to "1" at the same time in one instruction. The WR and RD can not be set to "1" at the same time.										

• EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7 ~ 0 Data EEPROM address Data EEPROM address bit 7 ~ bit 0



Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

The EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which means that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupts are enabled and the stack is not full, a jump to the associated Multi-function Interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer could be normally cleared to zero as this would inhibit access to Bank 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts.



• Programming Examples

• Reading data from the EEPROM - polling method

MOV MOV	A, EEPROM_ADRES EEA, A	; user defined address
MOV	,	; setup memory pointer MP1
MOV	MP1, A	; MP1 points to EEC register
MOV	A, 01H	; setup Bank Pointer
MOV	BP, A	
SET	IAR1.1	; set RDEN bit, enable read operations
SET	IAR1.0	; start Read Cycle - set RD bit
BACK	:	
SΖ	IAR1.0	; check for read cycle end
JMP	BACK	
CLR	IAR1	; disable EEPROM read/write
CLR	BP	
MOV	A, EED	; move read data to register
MOV	READ_DATA, A	

• Writing Data to the EEPROM – polling method CLR EMI

CTV	DMT.	
MOV	A, EEPROM ADRES	; user defined address
MOV	EEA, A	
MOV	A, EEPROM_DATA	; user defined data
MOV	EED, A	
MOV	A, 040H	; setup memory pointer MP1
MOV	MP1, A	; MP1 points to EEC register
MOV	A, 01H	; setup Bank Pointer
MOV	BP, A	
SET	IAR1.3	; set WREN bit, enable write operations
SET	IAR1.2	; Start Write Cycle - set WR bit - executed immediately ; after set WREN bit
SET	EMI	
BACK	:	
SZ	IAR1.2	; check for write cycle end
JMP	BACK	
CLR	IAR1	; disable EEPROM read/write
CLR	BP	



Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and registers.

Oscillator Overview


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options are selected through the configuration options. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Type Nar		Freq.	Pins
External Crystal	HXT	400kHz~ 20MHz	OSC1/ OSC2
Internal High Speed RC	HIRC	8MHz	_
Internal Low Speed RC	LIRC	32kHz	

Oscillator Types

System Clock Configurations

There are methods of generating the system clock, two high speed oscillators and one low speed oscillators. The high speed oscillators are the external crystal/ceramic oscillator - HXT and the internal 8MHz RC oscillator - HIRC. The low speed oscillator is the internal 32kHz oscillator - LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK bit and CKS2~CKS0 bits in the SMOD register and as the system clock can be dynamically selected.



System Clock Configurations






The actual source clock used for each of the high speed oscillator is chosen via configuration options. The frequency of the slow speed or high speed system clock is also determined using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator. The OSC1 and OSC2 pins are used to connect the external components for the external crystal.

External Crystal/Ceramic Oscillator – HXT

The External Crystal/ Ceramic System Oscillator is one of the high frequency oscillator choices, which is selected via configuration option. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.



Note: 1. Rp is normally not required. C1 and C2 are required.
 2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator Oscillator – HXT

Crystal Oscillator C1 and C2 Values						
Crystal Frequency	C1	C2				
12MHz	0pF	0pF				
8MHz	0pF	0pF				
4MHz	0pF	0pF				
1MHz	100pF	100pF				
Note: C1 and C2 values are for guidance only.						

Crystal Recommended Capacitor Values

Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of 5V and at a temperature of -40°C ~85°C degrees, the fixed oscillation frequency of the high speed internal 8MHz RC oscillator will have a tolerance within 2%. Note that if this internal system clock option is selected as the high speed oscillator, as it requires no external pins for its operation, I/O pins PA6 and PA5 can only be used as normal I/O pins.

Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of 5V and at a temperature of 25°C degrees, the fixed oscillation frequency of 32kHz will have a tolerance within 10%.

Supplementary Oscillators

The low speed oscillators, in addition to providing a system clock source are also used to provide a clock source to two other device functions. These are the Watchdog Timer and the Time Base Interrupts.




Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided these devices with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using configuration options and register programming, a clock system can be configured to obtain maximum application performance. The main system clock, can come from either a high frequency, $f_{\rm H},$ or low frequency, $f_{\rm L},$ source, and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock can be sourced from either an HXT or HIRC oscillator, selected via a configuration option. The low speed system clock source can be sourced from internal clock $f_{\rm L}$. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2~f_{\rm H}/64.$

There are two additional internal clocks for the peripheral circuits, the substitute clock, f_{SUB} , and the Time Base clock, f_{TBC} . Each of these internal clocks are sourced by the LIRC oscillators. The f_{SUB} clock is used to provide a substitute clock for the microcontroller just after a wake-up has occurred to enable faster wake-up times.



System Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_L from f_H , the high speed oscillation will stop to conserve the power. Thus there is no $f_H \sim f_H/64$ for peripheral circuit to use.



Together with $f_{SYS}/4$ it is also used as one of the clock sources for the Watchdog timer. The f_{TBC} clock is used as a source for the Time Base interrupt functions and for the TMs.

System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special character-

istics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP0, SLEEP1, IDLE0 and IDLE1 Mode are used when the microcontroller CPU is switched off to conserve power.

On smatters Marda	Description						
Operation Mode	CPU	f _{sys}	f _{SUB}	f _s	f _{твс}		
NORMAL Mode	On	f _H ~ f _H /64	On	On	On		
SLOW Mode	On	fL	On	On	On		
IDLE0 Mode	Off	Off	On	On	On		
IDLE1 Mode	Off	On	On	On	On		
SLEEP0 Mode	Off	Off	Off	Off	Off		
SLEEP1 Mode	Off	Off	On	On	Off		

NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from one of the high speed oscillators, either the HXT or HIRC oscillators. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~LCKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from the low speed oscillators LIRC. Running the microcontroller in this mode allows it to run with much lower operating currents. In the SLOW Mode, the f_H is off.

SLEEP0 Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP0 mode the CPU will be stopped, and the $f_{\rm SUB}$ and $f_{\rm S}$ clocks will be stopped too, and the Watchdog Timer function is disabled. In this mode, the LVDEN is must set to "0". If the LVDEN is set to "1", it won't enter the SLEEP0 Mode.

SLEEP1 Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP1 mode the CPU will be stopped. However the f_{SUB} and f_S clocks will continue to operate if the LVDEN is "1" or the Watchdog Timer function is enabled and if its clock source is chosen via configuration option to come from the f_{SUB} .

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is low. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU but some peripheral functions will remain operational such as the Watchdog Timer and TMs. In the IDLE0 Mode, the system oscillator will be stopped.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU but may continue to provide a clock source to keep some peripheral functions operational such as the Watchdog Timer and TMs. In the IDLE1 Mode, the system oscillator will continue to run, and this system oscillator may be high speed or low speed system oscillator.



Control Register

A single register, SMOD, is used for overall control of the internal clocks within the device.

SMOD Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	FSTEN	LTO	НТО	IDLEN	HLCLK
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	0	0	0	0	0	0	1	1
Bit 7~5	000: f _l 001: f _l 010: f _l 011: f _l 100: f _l 101: f _l 110: f _l 111: f _l These t to the s	_ (f _{LIRC}) _ (f _{LIRC}) 4/64 4/32 4/16 4/8 4/4 4/2 hree bits are ystem clock =	used to sele source, which	ct which cloc n can be the l be chosen a:	k is used as t ∟IRC, a divid	the system cl	the high	n addition
Bit 4	 FSTEN: Fast Wake-up Control (only for HXT) 0: Disable 1: Enable This is the Fast Wake-up Control bit which determines if the f_{SUB} clock source is initially used after the device wakes up. When the bit is high, the f_{SUB} clock source can be used as a 							
Bit 3	temporary system clock to provide a faster wake up time as the f _{SUB} clock is available. LTO : Low speed system oscillator ready flag 0: Not ready 1: Ready This is the low speed system oscillator ready flag which indicates when the low speed system oscillator is stable after power on reset or a wake-up has occurred. The flag will be low when in the SLEEP0 Mode but after a wake-up has occurred, the flag will change to a high level after 1~2 clock cycles for the LIRC oscillator.							
Bit 2	0: Not 1: Rea This is oscillato then ch will alwa low whe a high l	ready ady the high spee or is stable. T anges to a h ays be read a en in the SLE	This flag is cle igh level after as "1" by the EP or IDLE0 8 clock cycles	or ready flag cillator ready eared to "0" b r the high spe application p Mode but af s if the HXT c	y hardware v ed system o rogram after ter a wake-up	when the dev scillator is sta device powe o has occurre	ice is powere able. Therefo r-on. The flag ed, the flag wi	ed on and re this flag g will be ill change to
Bit 1	IDLEN: IDLE Mode control 0: Disable 1: Enable This is the IDLE Mode Control bit and determines what happens when the HALT instruction is executed. If this bit is high, when a HALT instruction is executed the device will enter the IDLE Mode. In the IDLE1 Mode the CPU will stop running but the system clock will continue to keep the peripheral functions operational, if FSYSON bit is high. If FSYSON bit is low, the CPU and the system clock will all stop in IDLE0 mode. If the bit is low the device will enter the SLEEP Mode when a HALT instruction is executed.							
Bit 0	0: f _H /2 1: f _H This bit clock. V be sele	Vhen the bit i cted. When s	elect if the f _H is high the f _H system clock	clock or the f clock will be switches fron conserve pow	selected and n the f _H clock	if low the $f_{\rm H}$ /	2 ~ f _H /64 or f	_L clock will



Fast Wake-up

To minimise power consumption the device can enter the SLEEP or IDLE0 Mode, where the system clock source to the device will be stopped. However when the device is woken up again, it can take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume. To ensure the device is up and running as fast as possible a Fast Wake-up function is provided, which allows f_{SUB} , namely the LIRC oscillator, to act as a temporary clock to first drive the system until the original system oscillator has stabilised. As the clock source for the Fast Wake-up function is f_{SUB} , the Fast Wake-up function is only available in the SLEEP1 and IDLE0 modes. When the device is woken up from the SLEEP0 mode, the Fast Wake-up function has no effect because the f_{SUB} clock is stopped. The Fast Wake-up enable/disable function is controlled using the FSTEN bit in the SMOD register.


If the HXT oscillator is selected as the NORMAL Mode system clock, and if the Fast Wake-up function is enabled, then it will take one to two t_{SUB} clock cycles of the LIRC oscillator for the system to wake-up. The system will then initially run under the f_{SUB} clock source until 128 HXT clock cycles have elapsed, at which point the HTO flag will switch high and the system will switch over to operating from the HXT oscillator.

If the HIRC oscillators or LIRC oscillator is used as the system oscillator then it will take 15~16 clock cycles of the HIRC or 1~2 cycles of the LIRC to wake up the system from the SLEEP or IDLE0 Mode. The Fast Wake-up bit, FSTEN will have no effect in these cases.

System Oscillator	FSTEN Bit	Wake-up Time (SLEEP0 Mode)	Wake-up Time (SLEEP1 Mode)	Wake-up Time (IDLE0 Mode)	Wake-up Time (IDLE1 Mode)
	0	128 HXT cycles	128 HX	1~2 HXT cycles	
нхт	1	128 HXT cycles	$1{\sim}2~f_{\text{SUB}}$ cycles (System runs with f_{SUB} first for 128 HXT cycles and then switches over to run with the HXT clock)		1~2 HXT cycles
HIRC	Х	15~16 HIRC cycles	15~16 HIRC cycles		1~2 HIRC cycles
LIRC	Х	1~2 LIRC cycles	1~2 LIR	C cycles	1~2 LIRC cycles

Wake-Up Times

Note that if the Watchdog Timer is disabled, which means that the LIRC is off, then there will be no Fast Wake-up function available when the device wakes-up from the SLEEP0 Mode. "X": don't care **Operating Mode Switching and Wake-up**





The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the HLCLK bit and CKS2~CKS0 bits in the SMOD register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and FSYSON in the CTRL register.


When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source, f_H , to the clock source, $f_H/2 \sim f_H/64$ or f_L . If the clock is from the f_L , the high speed clock source will stop running to conserve power. When this happens it must be noted that the $f_H/16$ and $f_H/64$ internal clock

sources will also stop running, which may affect the operation of other internal functions such as the TMs. The accompanying flowchart shows what happens when the device moves between the various operating modes.

NORMAL Mode to SLOW Mode Switching


When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the HLCLK bit to "0" and setting the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the the LIRC oscillators and therefore requires these oscillators to be stable before full mode switching occurs. This is monitored using the LTO bit in the SMOD register.





HT66F016/HT66F017/HT68F016/HT68F017



SLOW Mode to NORMAL Mode Switching

In SLOW Mode the system uses the LIRC low speed system oscillator. To switch back to the NORMAL Mode, where the high speed system oscillator is used, the HLCLK bit should be set to "1" or HLCLK bit is "0", but CKS2~CKS0 is set to "010", "011", "100", "101", "110" or "111". As a certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO bit is checked. The amount of time required for high speed system oscillator stabilization depends upon which high speed system oscillator type is used.

Entering the SLEEP0 Mode

There is only one way for the device to enter the SLEEP0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT and LVD both off. When this instruction is executed under the conditions described above, the following will occur:

- The system clock, WDT clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and stopped no matter if the WDT clock source originates from the $f_{\rm SUB}$ clock or from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.



Entering the SLEEP1 Mode

There is only one way for the device to enter the SLEEP1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT or LVD on. When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction, but the WDT or LVD will remain with the clock source coming from the f_{SUB} clock.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the Time Base clock and f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "1". When this instruction is executed under the with conditions described above, the following will occur:

- The system clock and Time Base clock and f_{SUB} clock will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the configuration options have enabled the LIRC oscillator.

In the IDLE1 Mode the system oscillator is on, if the system oscillator is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.



Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external reset
- An external falling edge on Port A
- A system interrupt
- A WDT overflow

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Programming Considerations

The high speed and low speed oscillators both use the same SST counter. For example, if the system is woken up from the SLEEP0 Mode and both the HIRC and LIRC oscillators need to start-up from an off state. The LIRC oscillator uses the SST counter after HIRC oscillator has finished its SST period.

- If the device is woken up from the SLEEP0 Mode to the NORMAL Mode, the high speed system oscillator needs an SST period. The device will execute first instruction after HTO is "1". At this time, the LIRC oscillator may not be stability. The same situation occurs in the power-on state. The LIRC oscillator is not ready yet when the first instruction is executed.
- If the device is woken up from the SLEEP1 Mode to NORMAL Mode, and the system clock source is from HXT oscillator and FSTEN is "1", the system clock can be switched to the LIRC oscillator after wake up.
- There are peripheral functions, such as WDT and TMs, for which the f_{SYS} is used. If the system clock source is switched from f_{H} to f_{L} the clock source to the peripheral functions mentioned above will change accordingly.
- The on/off condition of $f_{\rm SUB}$ and $f_{\rm S}$ depends upon whether the WDT is enabled or disabled.



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_S , which is in turn supplied by the LIRC oscillator. The LIRC internal oscillator has an approximate period of 32 kHz at a supply voltage of 5V. However, it should be noted that this specified internal clock period can vary with VDD, temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable operation. This register together with several configuration options control the overall operation of the Watchdog Timer.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. Some of the Watchdog Timer options, such as always on select and clear instruction type are selected using configuration options. With regard to the Watchdog Timer enable/disable function, there are also five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer. If the WDT configuration option is determined that the WDT function is always enabled, the WE4~WE0 bits still have effects on


the WDT function. When the WE4~WE0 bits value is equal to 01010B or 10101B, the WDT function is enabled. However, if the WE4~WE0 bits are changed to any other values except 01010B and 10101B, which is caused by the environmental noise or software setting, it will reset the microcontroller after 2~3 LIRC clock cycles. If the WDT configuration option is determined that the WDT function is controlled by the WDT control register, the WE4~WE0 values can determine which mode the WDT operates in. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B. The WDT function will be enabled if the WE4~WE0 bits value is equal to 01010B. If the WE4~WE0 bits are set to any other values by the environmental noise or software setting, except 01010B and 10101B, it will reset the device after 2~3 LIRC clock cycles. After power on these bits will have the value of 01010B.

Watchdog Timer Enable/Disable Control

WDT Configura- tion Option	WE4~WE0 Bits	WDT Function
	01010B or 10101B	Enable
Always Enable	Any other value	Reset MCU
	10101B	Disable
Controlled by WDT Control Register	01010B	Enable
	Any other value	Reset MCU

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instructions and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.





The maximum time out period is when the 2^{18} division ratio is selected. As an example, with a 32 kHz LIRC oscillator as its source clock, this will give a maximum

watchdog period of around 8 second for the $2^{\rm 18}$ division ratio, and a minimum timeout of 7.8ms for the $2^{\rm 8}$ division ration.

• WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1
Bit 7~3	If the WD 10101 o Other: F If the WD 10101: I 01010: I Other: F When the microcon	T configurati or 01010: Ena Reset MCU T configurati Disabled Enabled Reset MCU ese bits are o troller, the re	on option is hanged by th	always enab controlled b e environme will be activ	y the WDT of	ontrol registe r software se -3 LIRC clock	tting to reset	the the WRF bit
Bit 2~0	000: 2 ⁸ /f ₅ 001: 2 ¹⁰ /l 010: 2 ¹² /l 011: 2 ¹⁴ /f 100: 2 ¹⁵ /l 101: 2 ¹⁶ /l 110: 2 ¹⁷ /f 111: 2 ¹⁸ /f)T time-out p	eriod selectio	on			
CTRL Registe		0						

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	—		—	LVRF	LRF	WRF
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0			_		х	0	0

	"x" unknown
Bit 7	FSYSON : f _{SYS} Control in IDLE Mode 0: Disable 1: Enable
Bit 6~3	Unimplemented, read as "0"
Bit 2	LVRF: LVR function reset flag 0: Not occur 1: Occurred
	This bit is set to 1 when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to 0 by the application program.
Bit 1	LRF: LVR Control register software reset flag 0: Not occur 1: Occurred
	This bit is set to 1 if the LVRC register contains any non defined LVR voltage register values. This in effect acts like a software reset function. This bit can only be cleared to 0 by the application program.
Bit 0	WRF: WDT Control register software reset flag 0: Not occur 1: Occurred
	This bit is set to 1 by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold.

Reset Functions

There are five ways in which a microcontroller reset can occur, through events occurring both internally and externally:

· Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Note: t_{RSTD} is power-on delay, typical time=50ms


Power-On Reset Timing Chart

Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled with a specific LVR voltage V_{LVR} . If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the CTRL register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the

range between $0.9V \sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the A.C. characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual V_{LVR} value can be selected by the LVS bits in the LVRC register. If the LVS7~LVS0 bits are changed to some certain values by the environmental noise or software setting, the LVR will reset the device after 2~3 LIRC clock cycles. When this happens, the LRF bit in the CTRL register will be set to 1. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically dis-


abled when the device enters the power down mode.



Note: t_{RSTD} is power-on delay, typical time=16.7ms

Low Voltage Reset Timing Chart

 Watchdog Time-out Reset during Normal Operation The Watchdog time-out Reset during normal operation is the same as LVR reset except that the Watchdog time-out flag TO will be set to "1".



Note: t_{RSTD} is power-on delay, typical time=50ms

WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE
 Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for t_{SST} details.

WDT Time-out	
	► t sst
Internal Reset	
Internal Reset	

WDT Time-out Reset during SLEEP or IDLE Timing Chart

Note: The t_{SST} is 15~16 clock cycles if the system clock source is provided by HIRC. The t_{SST} is 128 clock for HXT. The t_{SST} is 1~2 clock for LIRC.



• LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	0	0	1	1

Bit 7~0

LVS7~LVS0: LVR Voltage Select control

01010101: 2.1V 00110011: 2.55V

10011001: 3.15V

10101010: 3.8V

Any other value: Generates MCU reset -- LVRC register is reset to POR value When an actual low voltage condition occurs, as specified by one of the four defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after 2~3 LIRC clock cycles. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined LVR values above, will also result in the generation of an MCU reset. The reset operation will be activated after 2~3 LIRC clock cycles. However in this situation the register contents will be reset to the POR value.

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during NORMAL or SLOW Mode operation
1	u	WDT time-out reset during NORMAL or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged.

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

ltem	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer Modules	Timer Counter will be turned off
Input/Output Ports	I/O ports will be setup as inputs, and AN0~AN3 as A/D input pins
Stack Pointer	Stack Pointer will point to the top of the stack



The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	HT66F016	HT66F017	HT68F016	HT68F017	Reset (Power-on)	LVR Reset WDT Time-out (Normal Operation)		WDT Time-out (IDLE)
MP0	•	•	•	•	x x x x x x x x x	x x x x x x x x x x	x x x x x x x x x	uuuu uuuu
MP1	•	•	•	•	x x x x x x x x x	x x x x x x x x x x	x x x x x x x x x	uuuu uuuu
BP	•	•	•	•	0	0	0	u
ACC	•	•	•	•	x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	•	•	•	•	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	•	•	•	•	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH		•	•	•	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
		•		•	x x x	u u u	u u u	uuu
ТВНР	•		•		x x	u u	u u	u u
STATUS	•	•	•	•	00 x x x x	uu uuuu	1u uuuu	
SMOD	•	•	•	•	00000011	00000011	00000011	uuuu uuuu
LVDC	•	•	•	•	00-000	00-000	00-000	
INTEG	•	•	•	•	0000	0000	0000	uuuu
		•		•	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC0	•		•		00-000	00-000	00-000	
	•	•			0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC1			•	•	0-00 0-00	0-00 0-00	0-00 0-00	u-uu u-uu
INTC2	•	•	•	•	0000	0000	0000	uuuu
MFI0		•		•	0000	0000	0000	uuuu
MFI1	•	•	•	•	0000	0000	0000	uuuu
MFI2	•	•	•	•	0000	0000	0000	uuuu
PA	•	•	•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	•	•	•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAPU	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
РВ	•	•	•	•	11 1111	11 1111	11 1111	uu uuuu
PBC	•	•	•	•	11 1111	11 1111	11 1111	uu uuuu
PBPU	•	•	•	•	00 0000	00 0000	00 0000	uu uuuu
PRM	•	•	•	•	0101 0000	0101 0000	0101 0000	uuuu uuuu
THE		•		•	00	00	00	uu
TMPC	•		•		0-	0-	0-	u_
WDTC	•	•	•	•	01010011	01010011	01010011	uuuu uuuu
ТВС	•	•	•	•	0011 - 111	0011 – 111	0011 - 111	uuuu –uuu



HT66F016/HT66F017/HT68F016/HT68F017

Register	HT66F016	HT66F017	HT68F016	HT68F017	Reset (Power-on)	LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
EEA	•	•	•	•	0000000	00 0000	00 0000	uu uuuu
EED	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEC	•	•	•	•	0000	0000	0000	uuuu
ADRL (ADRFS=0)	•	•			x x x x	x x x x	x x x x	uuuu
ADRL (ADRFS=1)	•	•			x x x x x x x x x	x x x x x x x x x x	x x x x x x x x x x	uuuu uuuu
ADRH (ADRFS=0)	•	•			x x x x x x x x x	x x x x x x x x x x	x x x x x x x x x x	uuuu uuuu
ADRH (ADRFS=1)	•	•			x x x x	x x x x	x x x x	uuuu
ADCR0	•	•			011000	011000	011000	uuuu ––uu
ADCR1	•	•			00-0 -000	00-0 -000	00-0-000	uu-u -uuu
ACERL	•	•			1111	1111	1111	uuuu
CPC	•	•	•	•	1000 01	1000 01	1000 01	uuuu uu
CTRL	•	•	•	•	0 x 0 0	u – – – – u u u	u – – – – u u u	u – – – – u u u
LVRC	•	•	•	•	0101 0101	0101 0101	0101 0101	uuuu uuuu
ТМОСО		•		•	0000 0	0000 0	0000 0	uuuu u
TM0C1		•		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODL		•		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODH		•		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMOAL		•		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТМОАН		•		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMORP		•		•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C0	•	•	•	•	0000 0	0000 0	0000 0	uuuu u
TM1C1	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DH	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1AL	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1AH	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1RP	•	•	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA and PB. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

_								
Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	D7	D6	D5	D4	D3	D2	D1	D0
PAC	D7	D6	D5	D4	D3	D2	D1	D0
PAPU	D7	D6	D5	D4	D3	D2	D1	D0
PAWU	D7	D6	D5	D4	D3	D2	D1	D0
PB	_		D5	D4	D3	D2	D1	D0
PBC			D5	D4	D3	D2	D1	D0
PBPU			D5	D4	D3	D2	D1	D0
PRM	PRML3	PRML2	PRML1	PRML0	PRMS3	PRMS2	PRMS1	PRMS0

• I/O Register List

Pull-High Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the register PAPU and PBPU, and are implemented using weak PMOS transistors.

PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 I/O Port A bit 7 ~ bit 0 Pull-high control

0: disable 1: enable

• PBPU Register

Bit	7	6	5	4	3	2	1	0
Name			D5	D4	D3	D2	D1	D0
R/W			R/W	R/W	R/W	R/W	R/W	R/W
POR			0	0	0	0	0	0

Bit 7~6 Bit 5~0

"-" Unimplemented, read as 0

I/O Port B bit 5 ~ bit 0 Pull-high control 0: disable 1: enable



Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

• PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

PAWU: Port A bit 7 ~ bit 0 wake-up control

0: disable 1: enable

I/O Port Control Register

The I/O port has its own control register known as PAC and PBC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O port is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

• PAC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

I/O Port A bit 7 ~ bit 0 input/output control

0: Output

1: Input

PBC Register

Bit 7~0

Bit 5~0

Bit	7	6	5	4	3	2	1	0
Name	_		D5	D4	D3	D2	D1	D0
R/W			R/W	R/W	R/W	R/W	R/W	R/W
POR			1	1	1	1	1	1

Bit 7~6 "—" Unimplemented, read as 0

I/O Port B bit 5 ~ bit 0 input/output control

0: Output

1: Input



Pin-remapping Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. The way in which the pin function of each pin is selected is different for each function and a priority order is established where more than one pin function is selected simultaneously. Additionally there is a PRM register to establish certain pin functions. Generally speaking, the analog function has higher priority than the digital function. However, if more than two analog functions are enabled and the analog signal input comes from the same external pin, the analog input will be internally connected to all of these active analog functional modules.

Pin-remapping Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes.

Bit	7	6	5	4	3	2	1	0
Name	PRML3	PRML2	PRML1	PRML0	PRMS3	PRMS2	PRMS1	PRMS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	0	0
Bit 7~4	PRML3~PRML0 : pin-remapping function lock bits (default: 0101) 1010: PRM register write operation is enabled Others: PRM register write operation is disabled							
Bit 3	PRMS3: INT1 pin-remapping function selection bit 0: INT1 on PA5 1: INT1 on PA4							
Bit 2	PRMS2: INT0/TCK1 pin-remapping function selection bit 0: INT0 on PA3, TCK1 on PA3 1: INT0 on PA2, TCK1 on PA2							
Bit 1~0	PRMS1~PRMS0: pin-remapping function selection bits For HT66F017, HT68F017 0: TP0 on PA3, TP1/TCK0 on PA4 1: TP0 on PB0, TP1/TCK0 on PB1 2: TP0 on PA5, TP1/TCK0 on PA6 3: TP0 on PA2, TP1/TCK0 on PA7 For HT66F016, HT68F016 0: TP1 on PA4 1: TP1 on PB1 2: TP1 on PA6 3: TP1 on PA7							

• PRM Register

I/O Pin Structures


The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins. The wide range of pin-shared structures does not permit all types to be shown.

Programming Considerations


Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers, PAC and PBC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA and PB, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.



The power-on reset condition of the A/D converter control registers ensures that any A/D input pins - which are always shared with other I/O functions - will be setup as analog inputs after a reset. Although these pins will be configured as A/D inputs after a reset, the A/D converter will not be switched on. It is therefore important to note that if it is required to use these pins as I/O digital input pins or as other functions, the A/D converter control registers must be correctly programmed to remove the A/D function. Note also that as the A/D channel is enabled, any internal pull-high resistor connections will be removed. Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Generic Input/Output Structure





Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions each device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has either two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact, Standard and Enhanced TM sections.

Introduction

The devices contain two TMs with each TM having a reference name of TM0 and TM1. Each individual TM can be categorised as a certain type, namely Compact Type TM (CTM) or Standard Type TM (STM). Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact and Standard TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

TM Operation

The two different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the TnCK2~TnCK0 bits in the TM control registers. The clock source can be a ratio of either the system clock f_{SYS} or the internal high clock f_{H} , the f_{TBC} clock source or the external TCKn pin. Note that setting these bits to the value 101 will select a reserved clock input, in effect disconnecting the TM clock source. The TCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

Function	СТМ	STM
Timer/Counter	\checkmark	\checkmark
I/P Capture	_	\checkmark
Compare Match Output	\checkmark	\checkmark
PWM Channels	1	1
Single Pulse Output	_	1
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

TM Function Summary

Each device in the series contains a Compact Type and/or Standard Type TM units which are shown in the table together with their individual reference name, TM0 and TM1.

Device	TM0	TM1	
HT66F016, HT68F016		16-bit STM	
HT66F017, HT68F017	16-bit CTM	16-bit STM	

TM Name/Type Reference



TM Interrupts

The Compact and Standard type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

Each of the TMs, irrespective of what type, has one TM input pin, with the label TCKn. The TM input pin, is essentially a clock source for the TM and is selected using the TnCK2~TnCK0 bits in the TMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. This external TM input pin is shared with other functions but will be connected to the internal TM if selected using the TnCK2~TnCK0 bits. The TM input pin can be chosen to have either a rising or falling active edge.

The TMs each have one output pin with the label TPn. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external TPn output pin is also the pin where the TM generates the PWM output waveform. The TPn pin acts as an input when the TM is setup to operate in the Capture Input Mode. As the TPn pins are pin-shared with other functions, the TPn pin function is enabled or disabled according to the internal TM on/off control, operation mode and output control settings. When the corresponding TM configuration selects the TPn pin to be used as an output pin, the associated pin will be setup as an external TM output pin. If the TM configuration selects the TPn pin to be setup as an input pin, the input signal supplied on the associated pin can be derived from an external signal and other pin-shared output function. If the TM configuration determines that the TPn pin function is not used, the associated pin will be controlled by other pin-shared functions. The details of the TPn pin for each TM type and device are provided in the accompanying table.

Device	СТМ	STM	Registers
HT66F016 HT68F016	_	TP1	TMPC
HT66F017 HT68F017	TP0	TP1	TMPC


TM Output Pins

TM Input/Output Pin Control Registers

Selecting to have a TM input/output or whether to retain its other shared functions is implemented using one register with a single bit in each register corresponding to a TM input/output pin. Setting the bit high will setup the corresponding pin as a TM input/output if reset to zero the pin will retain its original other functions.

TMPC Register List

Device	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
HT66F016 HT68F016	_				_		T1CP	_
HT66F017 HT68F017							T1CP	T0CP



TM Function Pin Control Block Diagram



TMPC Register

Bit 1

+ HT66F016/HT68F016

Bit	7	6	5	4	3	2	1	0
Name		_			_		T1CP	
R/W	_		_		_		R/W	
POR					_		0	

Bit 7~2 Unimplemented, read as "0"

T1CP: TP1 pin control 0: disable TP1 pin function

1: enable TP1 pin function

Bit 0 Unimplemented, read as "0"


• HT66F017/HT68F017

Bit	7	6	5	4	3	2	1	0
Name	_		_				T1CP	T0CP
R/W	_		_			_	R/W	R/W
POR	_		_				0	0

Bit 7~2	Unimplemented, read as "0"
Bit 1	T1CP: TP1 pin control
	0: disable TP1 pin function
	1: enable TP1 pin function
Bit 0	T0CP: TP0 Pin Control
	0: Disable TP0 pin function
	1: Enable TP0 pin function

Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA registers, being 16-bit, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed. As the CCRA registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA low byte registers, named



TMxAL, using the following access procedures. Accessing the CCRA low byte registers without following these access procedures will result in unpredictable values.

The following steps show the read and write procedures:

- · Writing data to CCRA
 - Step 1. Write data to Low Byte TMxAL note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte TMxAH here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and CCRA
 - Step 1. Read data from the High Byte TMxDH, TMxAH - here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte TMxDL, TMxAL this step reads data from the 8-bit buffer.



Compact Type TM – CTM


Although the simplest form of the three TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive one external output pin.

СТМ	Name	TM No.	TM Input Pin	TM Output Pin
HT66F017 HT68F017	16-bit CTM	0	ТСК0	TP0

Compact TM Operation

At its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 8-bit wide whose value is compared with the highest eight bits in the counter while the CCRA is 16-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.



Compact Type TM Block Diagram



Compact Type TM Register Description

Overall operation of the Compact TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. There is also a read/write register used to store the internal 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

CTM Register List

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM0C0	TOPAU	T0CK2	T0CK1	T0CK0	T0ON		_	
TM0C1	T0M1	томо	T0IO1	T0IO0	TOOC	TOPOL	T0DPX	T0CCLR
TM0DL	D7	D6	D5	D4	D3	D2	D1	D0
TM0DH	D15	D14	D13	D12	D11	D10	D9	D8
TM0AL	D7	D6	D5	D4	D3	D2	D1	D0
TM0AH	D15	D14	D13	D12	D11	D10	D9	D8
TM0RP	T0RP7	T0RP6	T0RP5	T0RP4	T0RP3	T0RP2	T0RP1	T0RP0

16-bit Compact TM Register List

TM0DL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0

TM0DL: TM0 counter low byte register bit 7 ~ bit 0 TM0 16-bit Counter bit 7 ~ bit 0

TM0DH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0

TM0DH: TM0 counter high byte register bit 7 ~ bit 0 TM0 16-bit counter bit 15 ~ bit 8

• TM0AL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TM0AL**: TM0 CCRA low byte register bit 7 ~ bit 0 TM0 16-bit CCRA bit 7 ~ bit 0

• TM0AH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0

TM0AH: TM0 CCRA high byte register bit 7 ~ bit 0
 TM0 16-bit CCRA bit 15 ~ bit 8



• TM0C0 Register

Bit	7	6	5	4	3	2	1	0
Name	T0PAU	T0CK2	T0CK1	T0CK0	T0ON	_		
R/W	R/W	R/W	R/W	R/W	R/W		_	
POR	0	0	0	0	0			
Bit 7	0: run 1: pause The coun counter o consume	e ter can be pa peration. Wh power. The	nen in a Paus counter will r	ting this bit h se condition t etain its resid	igh. Clearing he TM will re dual value wh bit changes t	main powere nen this bit cl	ed up and co hanges from	ntinue to
Bit 6~4	$\begin{array}{c} \textbf{TOCK2~T}\\ 000: f_{SY}\\ 001: f_{SY}\\ 010: f_{H} \\ 011: f_{H} \\ 100: f_{TB}\\ 101: f_{H} \\ 110: TC\\ 111: TC\\ 111: TC\\ \textbf{These thr}\\ \textbf{be chosed} \end{array}$	rocko: Selec s/4 s 16 64 c c 3 K0 rising edg k0 falling edg ree bits are us n to be active	ge clock ge clock ge clock sed to select on the rising	ter clock the clock sou g or falling edg	Irce for the Tige. The clock	M. The extern	nal pin clock is the systen	n clock,
Bit 3	 while f_H and f_{TBC} are other internal clocks, the details of which can be found in the oscillator section. TOON: TM0 Counter On/Off Control Off On This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value. If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the TOOC bit, when the TOON bit changes from low to high. 							
						changes not		



• TM0C1 Register

TM0C1 Regi								
Bit	7	6	5	4	3	2	1	0
Name	T0M1	T0M0	T0IO1	TOIOO	TOOC	TOPOL	TODPX	TOCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	00: com 01: unde 10: PWI 11: Time These bit should be		output mode ode equired oper f before any	ating mode f	made to the	T0M1 and T	•	
Bit 5~4	compare 00: no c 01: outp 10: outp 11: togg PWM Mo 00: PWI 01: PWI 10: PWI 11: Und Timer/Co unused These tw condition running. In the Co pin chang be setup from the c output. Th register. N the initial when a c level by c In the PW when a c changing after the	ut low ut high le output de M output inac M output acti M output	t mode t mode t mode t mode t t mode t t mode t t mode t t mode t t mode t mode	ine how the that these bi e match occu or to toggle bits are both poutput pin sh requested by OC bit othen ter the TM ou "OON bit fron T0IO0 bits d ndition occur ssary to char off. Unpredict	ts select dep l and T0IO0 irs from the (its present s zero, then n ould be setu y the T0IO1 a wise no chan utput pin cha n low to high etermine how s. The PWM nge the value able PWM o	ends upon ir bits determir Comparator A tate when a to change wil p using the T and T0IO0 bi uge will occur nges state it w the TM out output functions of the T0IO	which mode the how the TI A. The TM out compare main l take place of 0OC bit in the ts must be d for the TM of can be reset on the reset on is modifie 01 and T010	e the TM is M output utput pin can tch occurs on the ne TM0C1 ifferent from putput pin t to its initial ges state ed by 0 bits only
Bit 3	TOOC: THe compare 0: initial 1: initial PWM mo 0: active 1: active This is the being use in the Tim	P0 output con match outpu low high de low high e output cont ed in the Con her/Counter N utput pin befo	ntrol bit t mode trol bit for the npare Match Mode. In the pre a compare	e TM output p Output Mode Compare Ma	pin. Its opera e or in the P∿ atch Output N	VM Mode. It Node it deter	has no effec mines the loo	t if the TM is gic level of



Bit 2	T0POL : TP0 output polarity control
	0: non-invert
	1: invert This bit controls the polarity of the TP0 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.
Bit 1	T0DPX : TM0 PWM period/duty control 0: CCRP - period; CCRA - duty 1: CCRP - duty; CCRA - period This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.
Bit 0	TOCCLR : select TM0 counter clear condition 0: TM0 Comparator P match 1: TM0 Comparator A match This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the TOCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The TOCCLR bit is not used in the PWM Mode.

• TM0RP Register

Bit	7	6	5	4	3	2	1	0
Name	T0RP7	T0RP6	T0RP5	T0RP4	T0RP3	T0RP2	T0RP1	T0RP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

T0RP7~T0RP0: TM0 CCRP register bit 7~bit 0, compared with the TM0 counter bit 15~bit 8 Comparator P match period =

0: 65536 TM0 clocks

1~255: (1~255) × 256 TM0 clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the TOCCLR bit is set to zero. Setting the TOCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.



Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the TMnC1 register.


Compare Match Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register, should be set to 00B respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both TnAF and TnPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.

If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of

the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 16-bit, FFFF Hex, value, however here the TnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the TM output pin will change state. The TM output pin condition however only changes state when a TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the TnIO1 and TnIO0 bits in the TMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1 and TnIO0 bits are zero then no pin change will take place.




Compare Match Output Mode -- TnCCLR = 0

Note: 1. With TnCCLR=0, a Comparator P match will clear the counter

- 2. The TM output pin is controlled only by the TnAF flag
- 3. The output pin is reset to its initial state by a TnON bit rising edge



HT66F016/HT66F017/HT68F016/HT68F017



Compare Match Output Mode -- TnCCLR = 1

- Note: 1. With TnCCLR=1, a Comparator A match will clear the counter
 - 2. The TM output pin is controlled only by the TnAF flag
 - 3. The output pin is reset to its initial state by a TnON bit rising edge
 - 4. The TnPF flag is not generated when TnCCLR=1



Timer/Counter Mode


To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the TnDPX bit in the TMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.



Note: 1. Here TnDPX=0 -- Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when TnIO [1:0] = 00 or 01
- 4. The TnCCLR bit has no influence on PWM operation



• 16-bit CTM, PWM Mode, Edge-aligned Mode, TnDPX=0

CCRP	1~255	0			
Period	CCRP imes 256	65536			
Duty	CCRA				


If f_{SYS} = 16MHz, TM clock source is $f_{SYS}/4$, CCRP = 2 and CCRA =128

The CTM PWM output frequency = $(f_{SYS}/4) / (2 \times 256) = f_{SYS}/2048 = 7.8125 \text{ kHz}$, duty = 128 / $(2 \times 256) = 25\%$. If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

• 16-bit CTM, PWM Mode, Edge-aligned Mode, TnDPX=1

CCRP	1~255	0		
Period	CCRA			
Duty	CCRP × 256	65536		

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the (CCRP \times 256) except when the CCRP value is equal to 0.





2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when TnIO [1:0] = 00 or 01

4. The TnCCLR bit has no influence on PWM operation



Standard Type TM – STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with an external input pin and can drive one or two external output pins.

STM	Name	TM No.	TM Input Pin	TM Output Pin
All devices	16-bit STM	1	TCK1	TP1


Standard TM Operation

At its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 8-bit wide whose value is compared with the highest eight bits in the counter while the CCRA is 16-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.

Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. There is also a read/write register used to store the internal 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.



Standard Type TM Block Diagram



STM Register List

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM1C0	T1PAU	T1CK2	T1CK1	T1CK0	T1ON	_	_	
TM1C1	T1M1	T1M0	T1IO1	T1IO0	T1OC	T1POL	T1DPX	T1CCLR
TM1DL	D7	D6	D5	D4	D3	D2	D1	D0
TM1DH	D15	D14	D13	D12	D11	D10	D9	D8
TM1AL	D7	D6	D5	D4	D3	D2	D1	D0
TM1AH	D15	D14	D13	D12	D11	D10	D9	D8
TM1RP	T1RP7	T1RP6	T1RP5	T1RP4	T1RP3	T1RP2	T1RP1	T1RP0

16-bit Standard TM Register List

• TM1C0 Register

Bit	7	6	5	4	3	2	1	0
Name	T1PAU	T1CK2	T1CK1	T1CK0	T1ON	—	—	
R/W	R/W	R/W	R/W	R/W	R/W	_	_	
POR	0	0	0	0	0	_		

T1PAU:

T1PAU: TM1 counter pause control

0: run

1: pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4

Bit 7

T1CK2~T1CK0: select TM1 counter clock

000: $f_{SYS}/4$ 001: f_{SYS} 010: $f_H/16$ 011: $f_H/64$ 100: f_{TBC} 101: $f_H/8$ 110: TCK1 rising edge clock 111: TCK1 falling edge clock These three bits are used to set

These three bits are used to select the clock source for the TM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_{H} and f_{TBC} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 T10N: TM1 counter On/Off control 0: Off 1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the T1OC bit, when the T1ON bit changes from low to high.

Bit 2~0 unimplemented, read as 0



• TM1C1 Register

Bit	7	6	5	4	3	2	1	0	
Name	T1M1	T1M0	T1IO1	T1IO0	T1OC	T1POL	T1DPX	T1CCLR	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7~6	 T1M1~T1M0: select TM1 operating mode 00: Compare match output mode 01: Capture input mode 10: PWM mode or single pulse output mode 11: Timer/Counter mode These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the T1M1 and T1M0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled. 								
Bit 5~4	T1IO1~	T1IO0: selec	t TP1 output	function					
	Compare match output mode 00: no change 01: output low 10: output high 11: toggle output PWM mode/single pulse output mode 00: PWM output inactive state 01: PWM output active state 10: PWM output active state 10: PWM output 11: Single pulse output Capture input mode 00: input capture at rising edge of TP1 01: input capture at falling edge of TP1 10: input capture at falling/rising edge of TP1 11: input capture disabled Timer/counter mode Unused								
	conditic running In the C pin cha be setu from the output. register the initi	n is reached Compare Mat nges state w p to switch h e Comparato The initial va . Note that th	. The function ch Output Mo hen a compa igh, switch lo r A. When the lue of the TM le output leve p using the T	that these b bde, the T1IC re match occ w or to toggle bits are bot output pin s I requested b 10C bit othe	TM output pi pits select dep of and T1IO0 surs from the e its present s h zero, then r hould be setu by the T1IO1 rwise no char	bends upon in bits determin Comparator , state when a no change wi up using the ⁻ and T1IO0 b nge will occu	n which mod ne how the T A. The TM or compare ma ill take place T1OC bit in th its must be d r on the TM o	e the TM is M output utput pin ca tch occurs on the ne TM1C1 ifferent from output pin	

In the PWM Mode, the T1IO1 and T1IO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the T1IO1 and T1IO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the T1IO1 and T1IO0 bits are changed when the TM is running



Bit 3	T1OC: TP1 output control bit
	Compare match output mode
	0: initial low
	1: initial high
	PWM mode/single pulse output mode
	0: active low
	1: active high
	This is the output control bit for the TM output pin. Its operation depends upon whether TM is
	being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode.
	It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it
	determines the logic level of the TM output pin before a compare match occurs. In the PWM
	Mode it determines if the PWM signal is active high or active low.
Bit 2	T1POL: TP1 output polarity control
	0: non-invert
	1: invert
	This bit controls the polarity of the TP1 output pin. When the bit is set high the TM
	output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter mode.
D 11 4	
Bit 1	T1DPX: TM1 PWM period/duty control
	0: CCRP - period; CCRA - duty 1: CCRP - duty; CCRA - period
	This bit, determines which of the CCRA and CCRP registers are used for period and duty
	control of the PWM waveform.
D ¹¹ 0	
Bit 0	TICCLR: select TM1 counter clear condition
	0: TM1 Comparatror P match 1: TM1 Comparatror A match
	This bit is used to select the method which clears the counter. Remember that the Standard
	TM contains two comparators, Comparator A and Comparator P, either of which can be selected
	to clear the internal counter. With the T1CCLR bit set high, the counter will be cleared when a
	compare match occurs from the Comparator A. When the bit is low, the counter will be cleared
	when a compare match occurs from the Comparator P or with a counter overflow. A counter
	overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The
	T1CCLR bit is not used in the PWM, Single Pulse or Input Capture Mode.

TM1DL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0

TM1DL: TM1 counter low byte register bit 7~bit 0 TM1 16-bit counter bit 7~bit 0

• TM1DH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

TM1DH: TM1 counter high byte register bit 7~bit 0 TM1 16-bit Counter bit 15~bit 8



TM1AL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

TM1AL: TM1 CCRA low byte register bit 7~bit 0 TM1 16-bit CCRA bit 7~bit 0

• TM1AH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

TM1AH: TM1 CCRA high byte register bit 7~bit 0 TM1 16-bit CCRA bit 15~bit 8

• TM1RP Register

Bit	7	6	5	4	3	2	1	0
Name	T1RP7	T1RP6	T1RP5	T1RP4	T1RP3	T1RP2	T1RP1	T1RP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

T1RP7~T1RP0: TM1 CCRP register bit 7~bit 0, compared with the TM1 counter bit 15~bit 8 Comparator P Match Period =

0: 65536 TM1 clocks

 $1\sim 255$: (1 ~ 255) × 256 TM1 clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the T1CCLR bit is set to zero. Setting the T1CCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.



Standard Type TM Operating Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the TMnC1 register.


Compare Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both TnAF and TnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF inter-

rupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to 0.

As the name of the mode suggests, after a comparison is made, the TM output pin, will change state. The TM output pin condition however only changes state when a TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the TnIO1 and TnIO0 bits in the TMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1 and TnIO0 bits are zero then no pin change will take place.




Compare Match Output Mode -- TnCCLR = 0

Note: 1. With TnCCLR=0, a Comparator P match will clear the counter

- 2. The TM output pin is controlled only by the TnAF flag
- 3. The output pin is reset to its initial state by a TnON bit rising edge



HT66F016/HT66F017/HT68F016/HT68F017



Compare Match Output Mode -- TnCCLR = 1

- Note: 1. With TnCCLR=1, a Comparator A match will clear the counter
 - 2. The TM output pin is controlled only by the TnAF flag
 - 3. The output pin is reset to its initial state by a TnON bit rising edge
 - 4. A TnPF flag is not generated when TnCCLR=1



Timer/Counter Mode


To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the TnDPX bit in the TMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.



- Note: 1. Here TnDPX=0 -- Counter cleared by CCRP
 - 2. A counter clear sets the PWM Period
 - 3. The internal PWM function continues running even when TnIO [1:0] = 00 or 01
 - 4. The TnCCLR bit has no influence on PWM operation



• 16-bit STM, PWM Mode, Edge-aligned Mode, TnDPX=0

CCRP	1~255	0		
Period	CCRP imes 256	65536		
Duty	CCRA			


If f_{SYS} = 16MHz, TM clock source is $f_{SYS}/4$, CCRP = 2 and CCRA =128

The STM PWM output frequency = $(f_{SYS}/4) / (2 \times 256) = f_{SYS}/2048 = 7.8125$ kHz, duty = 128 / $(2 \times 256) = 25\%$. If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

• 16-bit STM, PWM Mode, Edge-aligned Mode, TnDPX=1

CCRP	1~255	0		
Period	CCRA			
Duty	CCRP × 256	65536		

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the (CCRP \times 256) except when the CCRP value is equal to 0.




- Note: 1. Here TnDPX=1 -- Counter cleared by CCRA
 - 2. A counter clear sets the PWM Period
 - 3. The internal PWM function continues running even when TnIO [1:0] = 00 or 01
 - 4. The TnCCLR bit has no influence on PWM operation




Single Pulse Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively and also the TnIO1 and TnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the TM output pin.

The trigger for the pulse output leading edge is a low to high transition of the TnON bit, which can be implemented using the application program. However in the Single Pulse Mode, the TnON bit can also be made to automatically change from low to high using the external TCKn pin, which will in turn initiate the Single Pulse output. When the TnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The TnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the TnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.







Note: 1. Counter stopped by CCRA

2. CCRP is not used

3. The pulse triggered by the TCKn pin or by setting the TnON bit high

4. A TCKn pin active edge will automatically set the TnON bit high.

5. In the Single Pulse Mode, TnIO [1:0] must be set to "11" and can not be changed.



However a compare match from Comparator A will also automatically clear the TnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a TM interrupt. The counter can only be reset back to zero when the TnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The TnCCLR and TnDPX bits are not used in this Mode.


Capture Input Mode

To select this mode bits TnM1 and TnM0 in the TMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the TPn pin, whose active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the TnIO1 and TnIO0 bits in the TMnC1 register. The counter is started when the TnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the TPn pin, the present value in the counter will be latched into

the CCRA registers and a TM interrupt generated. Irrespective of what events occur on the TPn pin the counter will continue to free run until the TnON bit changes from high to low. When a CCRP compare match occurs, the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a TM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The TnIO1 and TnIO0 bits can select the active trigger edge on the TPn pin to be a rising edge, falling edge or both edge types. If the TnIO1 and TnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the TPn pin, however it must be noted that the counter will continue to run.

As the TPn pin is pin shared with other functions, care must be taken if the TM is in the Input Capture Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The TnCCLR and TnDPX bits are not used in this Mode.



Capture Input Mode

Note: 1. TnM [1:0] = 01 and active edge set by the TnIO [1:0] bits

- 2. A TM Capture input pin active edge transfers the counter value to CCRA
- 3. The TnCCLR bit is not used
- 4. No output function -- TnOC and TnPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Overview

The device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into either a 12-bit digital value.

Part No.	Input Channels	A/D Channel Select Bits	Input Pins
HT66F016 HT66F017	4	ACS4, ACS1~ACS0	AN0~AN3
HT68F016 HT68F017			_

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.

A/D Converter Register Description

Overall operation of the A/D converter is controlled using five registers. A read only register pair exists to store the ADC data 12-bit value. The remaining three registers are control registers which setup the operating and control function of the A/D converter.

Register				В	it			
Name	7	6	5	4	3	2	1	0
ADRL(ADRFS=0)	D3	D2	D1	D0				
ADRL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
ADRH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
ADRH(ADRFS=1)	_	_	_	_	D11	D10	D9	D8
ADCR0	START	EOCB	ADOFF	ADRFS			ACS1	ACS0
ADCR1	ACS4	V125EN		VREFS		ADCK2	ADCK1	ADCK0
ACERL			_		ACE3	ACE2	ACE1	ACE0

A/D Converter Register List

A/D Converter Data Registers - ADRL, ADRH

As the devices contain an internal 12-bit A/D converter, they require two data registers to store the converted value. These are a high byte register, known as ADRH, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the ADCR0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero.

ADRFS ADRH							ADRL									
ADRES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0


A/D Data Registers



A/D Converter Control Registers – ADCR0, ADCR1, ACERL

To control the function and operation of the A/D converter, three control registers known as ADCR0, ADCR1 and ACERL are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter end of conversion status. The ACS1~ACS0 bits in the ADCR0 register and ACS4 bit is the ADCR1 register define the ADC input channel number. As the device contains only one actual analog to digital converter hardware circuit, each of the individual 4 analog inputs must be routed to the converter. It is the function of the ACS4 and ACS1~ACS0 bits to determine which analog channel input pins or internal 1.25V is actually connected to the internal A/D converter.

The ACERL control register contains the ACER3~ACER0 bits which determine which pins on PA0~PA3 are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. Setting the corresponding bit high will select the A/D input function, clearing the bit to zero will select either the I/O or other pin-shared function. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistors connected to these pins will be automatically removed if the pin is selected to be an A/D input.





ADCR0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	EOCB	ADOFF	ADRFS			ACS1	ACS0
R/W	R/W	R	R/W	R/W			R/W	R/W
POR	0	1	1	0			0	0
Bit 7	$0 \rightarrow 1 \rightarrow 0$ $0 \rightarrow 1$ This bit is then clea	: reset the A	VD converte ate an A/D co n, the A/D co	r and set EO onversion pro nverter will ir t.	ocess. The b			•
Bit 6	EOCB: E 0: A/D c 1: A/D c This read	nd of A/D co onversion er onversion in only flag is u	nversion flag ided progress used to indic			ion process ł	nas complete	ed. When
Bit 5	ADOFF : 0: ADC	A/D module module powe module powe	power on/off er on		nign.			
	enable th the device even whe	e A/D conve e power cons	rter. If the bit sumption. As ing a conver	VD internal fu is set high th the A/D con sion, this ma	nen the A/D overter will co	converter will nsume a limi	be switched ted amount of	off reducir of power,
	F	oower.		ADOFF=1 be		IDLE/SLEE	P Mode for s	aving
Bit 4	0: ADC		ADRH bit 7,	it LSB is ADR LSB is ADR				
				l2-bit convert a register se		e in the two A	VD data regi	sters.
Bit 3~2	unimplem	nented, read	as "0"					
Bit 1~0	ACS1, A 00: AN0 01: AN1 10: AN2 11: AN3		A/D channel	(when ACS4	is "0")			



ADCR1 Register

Bit	7	6	5	4	3	2	1	0
Name	ACS4	V125EN	_	VREFS	_	ADCK2	ADCK1	ADCK0
R/W	R/W	R/W	_	R/W	_	R/W	R/W	R/W
POR	0	0		0		0	0	0
Bit 7	0: disab 1: enabl This bit e been set ACS4 bit	le le nables 1.25\ to enable the	1.25V as AD / to be conne e bandgap cir he bandgap sconnected.	ected to the A rcuit 1.25V v	A/D converter oltage to be t	used by the A	VD converte	r. When the
Bit 6	•	internal 1.25 le						
	is set hig the A/D c automatic converter	h the bandga converter and cally switche	ap voltage 1.2 ap voltage 1.2 I the LVR/LVI d off to conse hould be allo	25V can be u D function is erve power. V	ised by the A disabled thei Vhen 1.25V i	/D converter n the bandga s switched o	. If 1.25V is r p reference n for use by	not used by circuit will b the A/D
Bit 5	unimplem	nented, read	as "0"					
Bit 4		al ADC pow	reference vo er	ltage				
	A/D conv internal re converter	erter referen eference is u r reference ve	ect the refere ce voltage is sed which is oltage is supp n-shared fund	supplied on taken from the e	the external he power sup external VRE	VREF pin. If oply pin VDD F pin which i	the pin is low . When the A is pin-shared	v, then the \/D
Bit 3	unimplem	nented, read	as "0"					
Bit 2~0	ADCK2, 000: f _{SYS} 001: f _{SYS} 010: f _{SYS}	s s/2	CK0: select A	ADC clock sc	ource			



ACERL Register

Bit	7	6	5	4	3	2	1	0		
Name	_	_	_	_	ACE3	ACE2	ACE1	ACE0		
R/W	_	_	_	_	R/W	R/W	R/W	R/W		
POR	_	1 1 1 1								
Bit 7~4	unimplemented, read as "0"									
Bit 3	ACE3: Define PA3 is A/D input or not 0: not A/D input 1: A/D input, AN3									
Bit 2	0: not A		A/D input or	not						
Bit 1	ACE1: Define PA1 is A/D input or not 0: not A/D input 1: A/D input, AN1									
Bit 0	ACE0 : De 0: not A		A/D input or	not						

A/D Operation

The START bit in the ADCR0 register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the EOCB bit in the ADCR0 register will be set high and the analog to digital converter will be reset. It is the START bit that is used to control the overall start operation of the internal analog to digital converter.

1: A/D input, AN0

The EOCB bit in the ADCR0 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set to 0 by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the EOCB bit in the ADCR0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle. The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the ADCK2~ADCK0 bits in the ADCR1 register.

Although the A/D clock source is determined by the system clock f_{SYS} , and by bits ADCK2~ADCK0, there are some limitations on the A/D clock source speed range that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK} is from 0.5 μs to 10 $\mu s,$ care must be taken for selected system clock frequencies. For example, if the system clock operates at a freguency of 4MHz, the ADCK2~ADCK0 bits should not be set to 000B or 110B. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.



			1	A/D Clock P	eriod (t _{ADCK})			
fsys	ADCK2, ADCK1, ADCK0 = 000 (f _{SYS})	ADCK2, ADCK1, ADCK0 = 001 (f _{SYS} /2)	ADCK2, ADCK1, ADCK0 = 010 (f _{SYS} /4)	ADCK2, ADCK1, ADCK0 = 011 (f _{SYS} /8)	ADCK2, ADCK1, ADCK0 = 100 (f _{SYS} /16)	ADCK2, ADCK1, ADCK0 = 101 (f _{SYS} /32)	ADCK2, ADCK1, ADCK0 = 110 (f _{SYS} /64)	ADCK2, ADCK1, ADCK0 = 111
1MHz	1µs	2μs	4μs	8μs	16µs*	32µs*	64µs*	Undefined
2MHz	500ns	1μs	2μs	4μs	8μs	16µs*	32µs*	Undefined
4MHz	250ns*	500ns	1μs	2μs	4μs	8µs	16µs*	Undefined
8MHz	125ns*	250ns*	500ns	1μs	2μs	4μs	8μs	Undefined
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67µs	5.33µs	Undefined

A/D Clock Period Examples


Controlling the power on/off function of the A/D converter circuitry is implemented using the ADOFF bit in the ADCR0 register. This bit must be zero to power on the A/D converter. When the ADOFF bit is cleared to zero to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by clearing the ACE3~ACE0 bits in the ACERL register, if the ADOFF bit is zero then some power will still be consumed. In power conscious applications it is therefore recommended that the ADOFF is set high to reduce power consumption when the A/D converter function is not being used.

The reference voltage supply to the A/D Converter can be supplied from either the positive power supply pin, VDD, or from an external reference sources supplied on pin VREF. The desired selection is made using the VREFS bit. As the VREF pin is pin-shared with other functions, when the VREFS bit is set high, the VREF pin function will be selected and the other pin functions will be disabled automatically.

A/D Input Pins

All of the A/D analog input pins are pin-shared with the I/O pins on PA3~PA0 as well as other functions. The ACE3~ ACE0 bits in the ACERL register determines whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the ACE3~ ACE0 bits for its corresponding pin is set high then the pin will be setup to be an A/D converter input and the original pin functions disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the PAC port control register to enable the A/D input as when the ACE3~ ACE0 bits enable an A/D input, the status of the port control register will be overridden.

The A/D converter has its own reference voltage pin VREF however the reference voltage can also be supplied from the power supply pin, a choice which is made through the VREFS bit in the ADCR1 register. The analog input values must not be allowed to exceed the value of VREF.



A/D Input Structure

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits ADCK2~ADCK0 in the ADCR1 register.

Step 2

Enable the A/D by clearing the ADOFF bit in the ADCR0 register to zero.

• Step 3

Select which channel is to be connected to the internal A/D converter by correctly programming the ACS4 and ACS1~ACS0 bits which are also contained in the ADCR1 and ADCR0 registers.

• Step 4

Select which pins are to be used as A/D inputs and configure them by correctly programming the ACE3~ACE0 bits in the ACERL register.



• Step 5

If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bit, ADE, must both be set to high to do this.

Step 6

The analog to digital conversion process can now be initialised by setting the START bit in the ADCR0 register from low to high and then to low again. Note that this bit should have been originally cleared to 0.

• Step 7

To check when the analog to digital conversion process is complete, the EOCB bit in the ADCR0 register can be polled. The conversion process is complete when this bit goes low. When this occurs, the A/D data registers ADRL and ADRH can be read to obtain the conversion value. As an alternative method if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOCB bit in the ADCR0 register is used, the interrupt enable step above can be omitted.

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is $16t_{ADCK}$ where t_{ADCK} is equal to the A/D clock period.

Programming Considerations

During microcontroller operates where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADOFF high in the ADCR0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption. The power-on reset condition of the A/D converter control registers will ensure that the shared function pins are setup as A/D converter inputs. If any of the A/D converter input pins are to be used for functions, then the A/D converter control register bits must be properly setup to disable the A/D input configuration.

A/D Transfer Function

As the devices contain a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the V_{DD} or V_{REF} voltage, this gives a single bit analog input value of V_{DD} or V_{REF} divided by 4096.

1 LSB= (V_{DD} or V_{REF}) \div 4096

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage =


A/D output digital value \times (V_{DD} or V_{REF}) \div 4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{DD} or V_{REF} level.


A/D Programming Example

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.





A/D Conversion Timing






Example: using an EOCB polling method to detect the end of conversion ; disable ADC interrupt clr ADE mov a,03H mov ADCR1,a ; select f_{sys}/8 as A/D clock and switch off 1.25V clr ADOFF mov a,OFh ; setup ACERL to configure pins AN0~AN3 mov ACERL, a mov a,00h mov ADCR0,a ; enable and connect ANO channel to A/D converter : start conversion: clr START ; high pulse on start bit to initiate conversion set START clr START ; reset A/D ; start A/D polling_EOC: ; poll the ADCR0 register EOCB bit to detect end sz EOCB ; of A/D conversion ; continue polling jmp polling EOC ; read low byte conversion result value mov a,ADRL ; save result to user defined register ; read high byte conversion result value mov ADRL buffer,a mov a, ADRH mov ADRH buffer, a ; save result to user defined register : jmp start conversion ; start next a/d conversion Example: using the interrupt method to detect the end of conversion clr ADE ; disable ADC interrupt mov a,03H mov ADCR1,a ; select $f_{\mbox{\scriptsize SYS}}/8$ as A/D clock and switch off 1.25V Clr ADOFF mov a,OFh ; setup ACERL to configure pins AN0~AN3 mov ACERL,a mov a,00h ; enable and connect ANO channel to A/D converter mov ADCR0,a Start conversion: clr START ; high pulse on START bit to initiate conversion set START ; reset A/D ; start A/D clr START ; clear ADC interrupt request flag clr ADF set ADE ; enable ADC interrupt set EMI ; enable global interrupt : : ; ADC interrupt service routine ADC_ISR: ; save ACC to user defined memory mov acc_stack,a mov a, STATUS mov status stack,a ; save STATUS to user defined memory : : mov a,ADRL ; read low byte conversion result value mov adrl_buffer,a ; save result to user defined register mov a,ADRH ; read high byte conversion result value mov adrh buffer, a ; save result to user defined register : • EXIT INT ISR: mov a,status_stack mov STATUS,a ; restore STATUS from user defined memory ; restore ACC from user defined memory mov a,acc_stack reti



Comparators

An analog comparator is contained within these devices. These functions offer flexibility via their register controlled features such as power-down, polarity select, hysteresis etc. In sharing their pins with normal I/O pins the comparators do not waste precious I/O pins if there functions are otherwise unused.



Comparator Operation

The device contains a comparator function which is used to compare two analog voltages and provide an output based on their difference. Full control over the internal comparators is provided via the control register CPC assigned to the comparator. The comparator output is recorded via a bit in the control register, but can also be transferred out onto a shared I/O pin. Additional comparator functions include, output polarity, hysteresis functions and power down control.

Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the comparator is enabled. As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by selecting the hysteresis function will apply a small amount of positive feedback to the comparator. Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level, however, unavoidable input offsets introduce some uncertainties here. The hysteresis function, if enabled, also increases the switching offset value.

Comparator Interrupt

The comparator possesses its own interrupt function. When the comparator output changes state, its relevant interrupt flag will be set, and if the corresponding interrupt enable bit is set, then a jump to its relevant interrupt vector will be executed. Note that it is the changing state of the COUT bit and not the output pin which generates an interrupt. If the microcontroller is in the SLEEP or IDLE Mode and the Comparator is enabled, then if the external input lines cause the Comparator output to change state, the resulting generated interrupt flag will also generate a wake-up. If it is required to disable a wake-up from occurring, then the interrupt flag should be first set high before entering the SLEEP or IDLE Mode.

Programming Considerations

If the comparator is enabled, it will remain active when the microcontroller enters the SLEEP or IDLE Mode, however as it will consume a certain amount of power, the user may wish to consider disabling it before the SLEEP or IDLE Mode is entered.

As comparator pins are shared with normal I/O pins the I/O registers for these pins will be read as zero (port control register is "1") or read as port data register value (port control register is "0") if the comparator function is enabled.



CPC Register

Bit	7	6	5	4	3	2	1	0
Name	CSEL	CEN	CPOL	COUT	COS	_		CHYEN
R/W	R/W	R/W	R/W	R	R/W			R/W
POR	1	0	0	0	0	_		1
Bit 7	0: I/O pi 1: Comp This is the and the tw pin function	n select parator pin se e Comparato wo comparat ons. Any pul	or pin or I/O p or input pins I-high configu	in select bit. will be enab uration optior	ed. As a res	ult, these two	pins will lo	se their I/O
Bit 6		utomatically nparator On	disconnected /Off control	d.				
	and no po applicatio	ower consum	or on/off contined even if an nould be clea DLE mode.	nalog voltage	es are applie	d to its inputs	. For power	sensitive
Bit 5	0: outpu	omparator o t not inverted t inverted	utput polarity d					
		ted output co	r polarity bit. ondition of the					UT bit will
Bit 4	COUT: C CPOL=(0: C+ < 1: C+ > CPOL=' 0: C+ > 1: C+ <	C- C- I C-	utput bit					
			nparator outp outs and by th		•		ined by the	voltages
Bit 3	CS : Outp 0: CX pi 1: Intern		et .					
	"1" the co CSEL bit	omparator ou is "0" the co	r output path utput is conne mparator out utput pin to re	ected to an e put signal is	xternal CX pi only used int	in. If the bit is ternally by th	s set to "1" o	or the
3it 2~1	unimplem	nented, read	as "0"					
Bit O	CHYEN : 0: Off 1: On	Hysteresis C	Control					
	comparat	or, as specif	control bit an ied in the Co reduces the	mparator Ele	ctrical Chara	acteristics tab	le. The pos	



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupts functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the TMs, Comparator, Time Base, LVD, EEPROM, SIM and the A/D converter.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into three categories. The first is the INTCO~INTC2 registers which setup the primary interrupts, the second is the MFI0~MFI2 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type. Each register contains a number of enable bits to enable or disable individual interrupts as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/ disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI		—
INTn Pin	INTnE	INTnF	n=0~1
Comparator	CPE	CPF	—
Multi-function	MFnE	MFnF	n=0~2
A/D Converter	ADE	ADF	HT66F016, HT66F017 only
Time Base	TBnE	TBnF	n=0~1
LVD	LVE	LVF	_
EEPROM	DEE	DEF	_
ТМ	TnPE	TnPF	n=0~1
	TnAE	TnAF	11-0~1

Interrupt Register Bit Naming Conventions

Nama				В	it			
Name	7	6	5	4	3	2	1	0
INTEG	—	—	—		INT1S1	INT1S0	INT0S1	INT0S0
INTC0	_	_	CPF	INTOF		CPE	INT0E	EMI
INTC1	TB0F	ADF	MF2F	MF1F	TB0E	ADE	MF2E	MF1E
INTC2		—	INT1F	TB1F			INT1E	TB1E
MFI0	_	—	_					
MFI1		_	T1AF	T1PF			T1AE	T1PE
MFI2			DEF	LVF	—		DEE	LVE

• HT66F016, HT68F016 Interrupt Register Contents

Note: HT68F016 doesn't have ADE & ADF bits

• HT66F017, HT68F017 Interrupt Register Contents

Nome				В	it			
Name	7	6	5	4	3	2	1	0
INTEG		—	—	_	INT1S1	INT1S0	INT0S1	INT0S0
INTC0		MF0F	CPF	INTOF	MF0E	CPE	INT0E	EMI
INTC1	TB0F	ADF	MF2F	MF1F	TB0E	ADE	MF2E	MF1E
INTC2		—	INT1F	TB1F	_	—	INT1E	TB1E
MF0I			T0AF	T0PF			T0AE	TOPE
MFI1		_	T1AF	T1PF			T1AE	T1PE
MFI2	_	_	DEF	LVF		_	DEE	LVE

Note: HT68F017 doesn't have ADE & ADF bits



• INTEG Register

Bit 3~2

Bit	7	6	5	4	3	2	1	0
Name					INT1S1	INT1S0	INT0S1	INT0S0
R/W			_		R/W	R/W	R/W	R/W
POR			_		0	0	0	0

Bit 7~2 unimplemented, read as "0"

INT1S1~INT1S0: interrupt edge control for INT1 pin

00: disable 01: rising edge

10: falling edge 01: both rising and falling edges

Bit 1~0

- INT0S1~INT0S0: interrupt edge control for INT0 pin
 - 00: disable

01: rising edge 10: falling edge

01: both rising and falling edges

• INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name		MF0F	CPF	INTOF	MF0E	CPE	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR		0	0	0	0	0	0	0

Note: HT66F016 , HT68F016 & HT68F017 don't have MF0E, MF0F

Bit 7	unimplemented, read as "0"
Bit 6	MF0F : Multi-function 0 Interrupt Request Flag 0: no request 1: interrupt request
Bit 5	CPF : Comparator interrupt request flag 0: no request 1: interrupt request
Bit 4	INTOF: INTO pin interrupt request flag 0: no request 1: interrupt request
Bit 3	MF0E : Multi-function 0 Interrupt Control 0: disable 1: enable
Bit 2	CPE : Comparator interrupt control 0: disable 1: enable
Bit 1	INT0E: INT0 interrupt control 0: disable 1: enable
Bit 0	EMI : Global interrupt control 0: disable 1: enable



• INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	TB0F	ADF	MF2F	MF1F	TB0E	ADE	MF2E	MF1E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Note: HT68	3F016, HT68	F017 don't h	ave ADE, AD)F				
Bit 7								
Bit 6	0: no r	/D Converter equest rrupt request	·	quest Flag				
Bit 5								
Bit 4	0: no r	Multi-functior equest rrupt request		Request Flag				
Bit 3	TB0E : ⁻ 0: disa 1: ena		Interrupt Cor	ntrol				
Bit 2								
Bit 1	MF2E: Multi-function Interrupt 2 Control 0: disable 1: enable							
Bit 0 MF1E: Multi-function Interrupt 1 Control 0: disable 1: enable								
INTC2 Reg	ister							

Bit	7	6	5	4	3	2	1	0
Name			INT1F	TB1F			INT1E	TB1E
R/W		_	R/W	R/W	_		R/W	R/W
POR			0	0	_		0	0

Bit 7~6	unimplemented, read as "0"
Bit 5	INT1F: INT1 pin interrupt request flag 0: no request 1: interrupt request
Bit 4	TB1F : Time Base 1 Interrupt Request Flag 0: no request 1: interrupt request
Bit 3~2	unimplemented, read as "0"
Bit 1	INT1E: INT1 pin interrupt control 0: disable 1: enable
Bit 0	TB1E : Time Base 1 Interrupt Control 0: disable 1: enable



• MFI0 Register -- HT66F017

Bit	7	6	5	4	3	2	1	0
Name			T0AF	TOPF			T0AE	T0PE
R/W	_	_	R/W	R/W			R/W	R/W
POR			0	0			0	0
Bit 7~6	unimple	emented, read	d as "0"					

Bit 5	T0AF : TM0 Comparator A match interrupt request flag 0: no request 1: interrupt request
Bit 4	T0PF : TM0 Comparator P match interrupt request flag 0: no request 1: interrupt request
Bit 3~2	unimplemented, read as "0"
Bit 1	T0AE : TM0 Comparator A match interrupt control 0: disable 1: enable
Bit 0	T0PE : TM0 Comparator P match interrupt control 0: disable 1: enable

• MFI1 Register

Bit	7	6	5	4	3	2	1	0
Name	_		T1AF	T1PF			T1AE	T1PE
R/W	—		R/W	R/W	—		R/W	R/W
POR		0 0 0						
Bit 7~6 Bit 5								
Bit 4	T1PF : TM1 Comparator P match interrupt request flag 0: no request 1: interrupt request							
Bit 3~2	unimple	emented, rea	d as "0"					
Bit 1	T1AE : TM1 Comparator A match interrupt control 0: disable 1: enable							
Bit 0	T1PE : ⁻ 0: disa 1: ena	able .	ator P match	interrupt con	itrol			



• MFI2 Register

Bit	7	6	5	4	3	2	1	0
Name	_		DEF	LVF			DEE	LVE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_		0	0			0	0

Bit 7~6	unimplemented, read as "0"
Bit 5	DEF : Data EEPROM interrupt request flag 0: No request
	1: Interrupt request
Bit 4	LVF: LVD interrupt request flag
	0: No request
	1: Interrupt request
Bit 3~2	unimplemented, read as "0"
Bit 1	DEE: Data EEPROM Interrupt Control
	0: Disable
	1: Enable
Bit 0	LVE: LVD Interrupt Control
	0: Disable
	1: Enable


Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred. The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.


If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.





Note: HT68F017 don't have ADE, ADF





Note: HT68F016 don't have ADE, ADF

Interrupt Structure - HT66F016/HT68F016



External Interrupt

The external interrupts are controlled by signal transitions on the INT0~INT1 pins. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

Comparator Interrupt

The comparator interrupt is controlled by the internal comparator. A comparator interrupt request will take place when the comparator interrupt request flag, CPF, is set, a situation that will occur when the comparator output changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and comparator interrupt enable bit, CPE, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output transition, a subroutine call to the comparator interrupt vector, will take place. When the interrupt is serviced, the comparator interrupt request flag, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

Multi-function Interrupt

Within these devices there are up to three Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts, LVD interrupt and EEPROM interrupt. A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts, namely the TM Interrupts, LVD interrupt and EEPROM interrupt, will not be automatically reset and must be manually reset by the application program.

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Time Base Interrupts


The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.



The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source f_{TB} . This f_{TB} input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{TB} , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.

TBC Register

Bit	7	6	5	4	3	2	1	0
Name	TBON	TBCK	TB11	TB10		TB02	TB01	TB00
R/W	R/W	R/W	R/W	R/W		R/W	R/W	R/W
POR	0	0 0 1 1 _ 1 1						
Bit 7	Bit 7 TBON : Time Base control 0: disable 1: enable							
Bit 6	TBCK : Time Base clock f_{TB} selection 0: f_{TBC} 1: $f_{SYS}/4$							
Bit 5~4	TB11~TB10 : select Time Base 1 Time-out period 00: 4096/f _{TB} 01: 8192/f _{TB} 10: 16384/f _{TB} 11: 32768/f _{TB}							
Bit 3	Unimple	emented, rea	d as 0					
Bit 2~0	000: 2 001: 5 010: 1 011: 2 100: 4 101: 8 110: 1	56/f _{TB}	Time Base 0	Time-out per	iod			





EEPROM Interrupt

The EEPROM Interrupt, is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

LVD Interrupt

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.

TM Interrupts

The Compact and Standard Type TMs have two interrupts each. All of the TM interrupts are contained within the Multi-function Interrupts. For each of the Compact and Standard Type TMs there are two interrupt request flags TnPF and TnAF and two enable bits TnPE and TnAE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage or comparator input change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.



Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine. Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



Low Voltage Detector – LVD

Each device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight

fixed voltages below which a low voltage condition will be detemined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.


• LVDC Register

Bit	7	6	5	4	3	2	1	0	
Name		_	LVDO	LVDEN		VLVD2	VLVD1	VLVD0	
R/W		_	R	R/W		R/W	R/W	R/W	
POR			0	0		0	0	0	
Bit 7~6	unimplemented, read as "0"								
Bit 5	0: no lov	LVDO: LVD output flag 0: no low voltage detect 1: low voltage detect							
Bit	LVDEN: low voltage detector control 0: disable 1: enable								
Bit 3	unimplem	nented, read	as "0"						
Bit 2~0	VLVD2 ~ 000: 2.0 001: 2.2 010: 2.4 011: 2.7 100: 3.0 101: 3.3 110: 3.6 111: 4.2	V V V V V V	ect LVD volta	ge					



LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.2V. When the power supply voltage, $V_{\mbox{\tiny DD}}$, falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltage which will be automatically enabled. When the device is powered down the low voltage detector will remain active if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay t_{LVDS} should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the $V_{\mbox{\scriptsize DD}}$ voltage may rise and fall rather slowly, at the voltage nears that of $V_{\mbox{\tiny LVD}},$ there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt which is contained within one of the Multi-function interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of t_{LVD} after the LVDO bit has been set high by a low voltage condition. When the device is powered down the Low Voltage Detector will remain active if the LVDEN bit is high. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if V_{DD} falls below the preset LVD voltage. This will cause the device to wake-up from the SLEEP or IDLE Mode, however if the LVF flag should be first set high before the device enters the SLEEP or IDLE Mode.




Configuration Options

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options	
Oscillator Options		
1	High Speed System Oscillator Selection - f _{OSC} : HIRC or HXT	
Watchdog Options		
2	WDT function: Always enable or "By S/W control	

Application Circuits



Note: "*" Recommended component for added ESD protection.

"**" Recommended component in environments where power line noise is significant.



Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and

subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Logical and Rotate Operations

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application where rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction RET in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.



Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table conventions:

x: Bits immediate data
m: Data Memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m] ADD A,[m] ADD A,x ADC A,[m] ADC A,[m] SUB A,x SUB A,[m] SUB A,[m] SBC A,[m]	Add Data Memory to ACC Add ACC to Data Memory Add immediate data to ACC Add Data Memory to ACC with Carry Add ACC to Data memory with Carry Subtract immediate data from the ACC Subtract Data Memory from ACC Subtract Data Memory from ACC with result in Data Memory Subtract Data Memory from ACC with Carry	1 1 ^{Note} 1 1 ^{Note} 1 1 ^{Note} 1	Z, C, AC, OV Z, C, AC, OV
SBCM A,[m] DAA [m]	Subtract Data Memory from ACC with Carry, result in Data Memory Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note} 1 ^{Note}	Z, C, AC, OV C
Logic Operation	on		
AND A,[m] Logical AND Data Memory to ACC 1 OR A,[m] Logical OR Data Memory to ACC 1 XOR A,[m] Logical OR Data Memory to ACC 1 ANDM A,[m] Logical XOR Data Memory to ACC 1 ANDM A,[m] Logical AND ACC to Data Memory 1 ORM A,[m] Logical OR ACC to Data Memory 1 VORM A,[m] Logical OR ACC to Data Memory 1 XORM A,[m] Logical OR ACC to Data Memory 1 AND A,x Logical AND immediate Data to ACC 1 OR A,x Logical OR immediate Data to ACC 1 VOR A,x Logical XOR immediate Data to ACC 1 CPL [m] Complement Data Memory 1 CPLA [m] Complement Data Memory with result in ACC 1		Z Z Z Z Z Z Z Z Z Z	
Increment & Decrement			
INCA [m] INC [m] DECA [m] DEC [m]	Increment Data Memory with result in ACC Increment Data Memory Decrement Data Memory with result in ACC Decrement Data Memory	1 1 ^{Note} 1 1 ^{Note}	Z Z Z Z



Mnemonic	Description	Cycles	Flag Affected
Rotate			1
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m] RLCC [m]	Rotate Data Memory right with result in ACC Rotate Data Memory right Rotate Data Memory right through Carry with result in ACC Rotate Data Memory right through Carry Rotate Data Memory left with result in ACC Rotate Data Memory left Rotate Data Memory left Rotate Data Memory left through Carry with result in ACC Rotate Data Memory left through Carry	1 1 ^{Note} 1 1 ^{Note} 1 1 ^{Note} 1	None None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move Data Memory to ACC Move ACC to Data Memory Move immediate data to ACC	1 1 ^{Note} 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of Data Memory Set bit of Data Memory	1 ^{Note} 1 ^{Note}	None None
Branch			
JMP addr SZ [m] SZA [m] SZ [m].i SNZ [m].i SIZ [m] SDZ [m] SIZA [m] SDZA [m] CALL addr RET RET A,X RETI Table Read	Jump unconditionally Skip if Data Memory is zero Skip if Data Memory is zero with data movement to ACC Skip if bit i of Data Memory is zero Skip if bit i of Data Memory is not zero Skip if increment Data Memory is zero Skip if decrement Data Memory is zero Skip if decrement Data Memory is zero with result in ACC Skip if decrement Data Memory is zero with result in ACC Skip if decrement Data Memory is zero with result in ACC Skip if decrement Data Memory is zero with result in ACC Skip if decrement Data Memory is zero with result in ACC Subroutine call Return from subroutine Return from subroutine and load immediate data to ACC Return from interrupt	2 1 ^{Note} 1 ^{Note} 1 ^{Note} 1 ^{Note} 1 ^{Note} 2 2 2 2 2	None None None None None None None None
	Deed table to TDLL and Date Manami	2 ^{note}	Nama
TABRD [m] TABRDL [m]	Read table to TBLH and Data Memory Read table (last page) to TBLH and Data Memory	2 ^{Note}	None None
Miscellaneous			
NOP CLR [m] SET [m] CLR WDT CLR WDT1 CLR WDT2 SWAP [m] SWAPA [m] HALT	No operation Clear Data Memory Set Data Memory Clear Watchdog Timer Pre-clear Watchdog Timer Pre-clear Watchdog Timer Swap nibbles of Data Memory Swap nibbles of Data Memory with result in ACC Enter power down mode	1 1 ^{Note} 1 1 1 1 1 ^{Note} 1	None None TO, PDF TO, PDF TO, PDF None None TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator. Operation ACC \leftarrow ACC $+$ (m) + C Affected flag(s) OV, Z, AC, C ADCM A.[m] Add ACC to Data Memory with Carry Description The contents of the specified Data Memory. Accumulator and the carry flag are added. The result is stored in the specified Data Memory. Operation [m] \leftarrow ACC + [m] + C Affected flag(s) OV, Z, AC, C ADD A.[m] Add Data Memory to ACC Description The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator. Operation ACC \leftarrow ACC + [m] Affected flag(s) OV, Z, AC, C ADD A.[m] Add tata Memory to ACC Description The contents of the Accumulator. Operation ACC \leftarrow ACC + [m] Affected flag(s) OV, Z, AC, C ADD A. Add Max Description The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator. Operation ACC \leftarrow ACC + \times Affected flag(s) OV, Z, AC, C ADM A.[m] Add ACC to Data Memory	ADC A,[m]	Add Data Memory to ACC with Carry
Affected flag(s)OV, Z, AC, CADCM A.[m]Add ACC to Data Memory with CarryDescriptionThe contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s)OV, Z, AC, CADD A.[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + x$ Affected flag(s)OV, Z, AC, CADD A,xAdd ACC to Data MemoryOperationACC $\leftarrow ACC + x$ Affected flag(s)OV, Z, AC, CADD A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation(m] $\leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CADD A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationMC $\leftarrow ACC + [m]$ Affected flag(s)ZAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memo		The contents of the specified Data Memory, Accumulator and the carry flag are added. The
ADCMAlthoughADCMA(m)DescriptionThe contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s)OV, Z, AC, CADD A,[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, CADM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.DescriptionImage: ACC + [m]Affected flag(s)OV, Z, AC, CADM A,[m]Logical AND Data Memory to ACCDescriptionImage: ACC * [m]Affected flag(s)ZAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC * "AND" [m]Affected flag(s)ZAND A,[m]Logical AND A	Operation	$ACC \leftarrow ACC + [m] + C$
DescriptionThe contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C ADD A,Im] Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C ADD A,x Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C ADD A,x Add immediate data to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.OperationACC $\leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C ADDM A,Im] Add ACC to Data MemoryDescriptionIThe contents of the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow ACC * AND^*$ [m]Affected flag(s)Z AND A,Im] Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow ACC * AND^*$ [m]Affected flag(s)Z <td>Affected flag(s)</td> <td>OV, Z, AC, C</td>	Affected flag(s)	OV, Z, AC, C
DescriptionThe contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C ADD A,Im1 Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C ADD A,x Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC $\leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C ADD A,x Add immediate data to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C ADD A,[m] Add ACC to Data MemoryDescription $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C AND A,[m] Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC $\leftarrow ACC "AND" [m]$ Affected flag(s)Z AND A,[m] Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified Data Memory pe	ADCM A,[m]	Add ACC to Data Memory with Carry
Affected flag(s)OV, Z, AC, CADD A,[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, CADD M,A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory perform a bitwise logical AND operationOperationImplementation and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" x		The contents of the specified Data Memory, Accumulator and the carry flag are added. The
ADD A,[m]Add Data Memory to ACCDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, C ADD A,x Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, C ADDM A,[m] Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.Operation[m] \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation.Affected flag(s)ZAND A,[m]Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation.Affected flag(s) </td <td>Operation</td> <td>[m] ← ACC + [m] + C</td>	Operation	[m] ← ACC + [m] + C
DescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, C ADD A,x Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, C ADDM A,[m] Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.DescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, C AND A,[m] Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)Z AND A, x Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)Z AND A, [m] Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator. <td>Affected flag(s)</td> <td>OV, Z, AC, C</td>	Affected flag(s)	OV, Z, AC, C
atoma in the Accumulator.OperationACC \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, C ADD A,x Add immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, C ADDM A,[m] Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.DescriptionThe contents of the specified Data Memory.Operation[m] \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, C AND A,[m] Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)Z AND A,[m] Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)Z AND A,[m] Logical AND AcC to Data MemoryOperationACC \leftarrow ACC "AND" xAffected flag(s)Z AND A,[m] Logical AND ACC to Data MemoryOperationACC \leftarrow ACC "AND" xAffected flag(s)Z AND A,[m] Logical AND ACC to Data MemoryOperationData in the specifi	ADD A,[m]	Add Data Memory to ACC
Affected flag(s)OV, Z, AC, CADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,[m]Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)ZAND A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data MemoryOperationMcC \leftarrow ACC "AND" [m]	Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
ADD A,xAdd immediate data to ACCDescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" (m]Affected flag(s)ZAND A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory.OperationCiccial AND ACC to Data MemoryDescriptionData in the specified Data Memory.OperationImage in the specified Data Memo	Operation	$ACC \leftarrow ACC + [m]$
DescriptionThe contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, C ADDM A.[m] Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation[m] \leftarrow ACC + [m]Affected flag(s)OV, Z, AC, C AND A.[m] Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)Z AND A.x Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)Z AND A.x Logical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)Z ANDM A.[m] Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationMatical AND ACC to Data MemoryDescriptionData in the specified Data Memory. <tr< td=""><td>Affected flag(s)</td><td>OV, Z, AC, C</td></tr<>	Affected flag(s)	OV, Z, AC, C
stored in the Accumulator.OperationACC \leftarrow ACC + xAffected flag(s)OV, Z, AC, CADDM A.[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow$ ACC + $[m]$ Affected flag(s)OV, Z, AC, CAND A.[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A.xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A.xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)ZANDM A.[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.Operation(m] \leftarrow ACC "AND" (m]OperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationDat	ADD A,x	Add immediate data to ACC
Affected flag(s)OV, Z, AC, CADDM A,[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationACC \leftarrow ACC "AND" (m]OperationData in the specified Data Memory.OperationData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImage: Cacc "AND" [m]<	Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
ADDM A.[m]Add ACC to Data MemoryDescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CAND A.[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationQical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.OperationImple: ACC "AND" [m]	Operation	$ACC \leftarrow ACC + x$
DescriptionThe contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C AND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND op- operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND op- eration. The result is stored in the Data Memory.Operation $(m] \leftarrow ACC "AND" [m]$	Affected flag(s)	OV, Z, AC, C
at a bit of the specified Data Memory.Operation $[m] \leftarrow ACC + [m]$ Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCOperationACC \leftarrow ACC "AND" xAffected flag(s)ZAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationInterseptified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationInterseptified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationInterseptified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationInterseptified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationInterseptified Data Memory.Operation <td>ADDM A,[m]</td> <td>Add ACC to Data Memory</td>	ADDM A,[m]	Add ACC to Data Memory
Affected flag(s)OV, Z, AC, CAND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationImage: Comparison of the pata Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.OperationImage: Comparison of the pata Memory.OperationImage:	Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
AND A,[m]Logical AND Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation(m] \leftarrow ACC "AND" [m]	Operation	[m] ← ACC + [m]
DescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.Operation $ACC \leftarrow ACC "AND" [m]$ Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.Operation $ACC \leftarrow ACC "AND" [m]$ Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescription $ACC \leftarrow ACC "AND" x$ Affected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] $\leftarrow ACC "AND" [m]$	Affected flag(s)	OV, Z, AC, C
eration. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" [m]Affected flag(s)ZAND A,xLogical AND immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)ZANDM A,[m]Logical AND ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.Operation[m] \leftarrow ACC "AND" [m]	AND A,[m]	Logical AND Data Memory to ACC
Affected flag(s) Z AND A,x Logical AND immediate data to ACC Description Data in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator. Operation ACC ← ACC "AND" x Affected flag(s) Z ANDM A,[m] Logical AND ACC to Data Memory Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory. Operation [m] ← ACC "AND" [m]	Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
AND A,x Logical AND immediate data to ACC Description Data in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator. Operation ACC ← ACC "AND" x Affected flag(s) Z ANDM A,[m] Logical AND ACC to Data Memory Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory. Operation [m] ← ACC "AND" [m]	Operation	ACC ← ACC ″AND″ [m]
Description Data in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator. Operation ACC ← ACC "AND" x Affected flag(s) Z ANDM A,[m] Logical AND ACC to Data Memory Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory. Operation [m] ← ACC "AND" [m]	Affected flag(s)	Z
operation The result is stored in the Accumulator. Operation ACC ← ACC "AND" x Affected flag(s) Z ANDM A,[m] Logical AND ACC to Data Memory Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory. Operation [m] ← ACC "AND" [m]	AND A,x	Logical AND immediate data to ACC
Affected flag(s) Z ANDM A,[m] Logical AND ACC to Data Memory Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory. Operation [m] ← ACC "AND" [m]	Description	Data in the Accumulator and the specified immediate data perform a bitwise logical AND operation. The result is stored in the Accumulator.
ANDM A,[m] Logical AND ACC to Data Memory Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory. Operation [m] ← ACC "AND" [m]	Operation	$ACC \leftarrow ACC "AND" x$
Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory. Operation [m] ← ACC "AND" [m]	Affected flag(s)	Z
eration. The result is stored in the Data Memory. Operation [m] ← ACC "AND" [m]	ANDM A,[m]	Logical AND ACC to Data Memory
	Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Affected flag(s) Z	Operation	[m] ← ACC "AND" [m]
	Affected flag(s)	Z

Rev. 1.00



CALL addr	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then in- crements by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruc- tion.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc- tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Re- petitively executing this instruction without alternately executing CLR WDT2 will have no effect.
Operation	WDT cleared
	$TO \leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc- tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Re- petitively executing this instruction without alternately executing CLR WDT1 will have no effect.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF



CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow \overline{[m]}$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value re- sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by add- ing 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	С
DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	[m] ← [m] − 1
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accu- mulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ PDF $\leftarrow 1$
Affected flag(s)	TO, PDF



INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	[m] ← [m] + 1
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu- lator. The contents of the Data Memory remain unchanged.
Operation	ACC ← [m] + 1
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper- ation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z



OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper- ation. The result is stored in the Data Memory.
Operation	[m] ← ACC "OR" [m]
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the re- stored address.
Operation	Program Counter \leftarrow Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by set- ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed be- fore returning to the main program.
Operation	Program Counter \leftarrow Stack EMI \leftarrow 1
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	[m].(i+1) ← [m].i; (i = 0~6) [m].0 ← [m].7
Affected flag(s)	None
RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) ← [m].i; (i = 0~6) ACC.0 ← [m].7
Affected flag(s)	None



RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i = 0~6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i = 0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	С
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	[m].i ← [m].(i+1); (i = 0~6) [m].7 ← [m].0
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro- tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i = 0~6) ACC.7 ← [m].0
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	[m].i \leftarrow [m].(i+1); (i = 0~6) [m].7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	С
RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 re- places the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i = 0~6) ACC.7 ← C C ← [m].0
Affected flag(s)	C



	Subtract Data Manager from ACC with Come
SBC A,[m] Description	Subtract Data Memory from ACC with Carry The contents of the specified Data Memory and the complement of the carry flag are sub-
·	tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are sub- tracted from the Accumulator. The result is stored in the Data Memory. Note that if the re- sult of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] − 1 Skip if [m] = 0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC = 0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	None



SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] + 1 Skip if [m] = 0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC = 0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if [m].i ≠ 0
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumu- lator. The result is stored in the Accumulator. Note that if the result of subtraction is nega- tive, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C



SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3\sim[m].0\leftrightarrow[m].7\sim[m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3 ~ ACC.0 ← [m].7 ~ [m].4 ACC.7 ~ ACC.4 ← [m].3 ~ [m].0
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m] = 0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if [m] = 0
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i = 0
Affected flag(s)	None
TABRD [m]	Read table to TBLH and Data Memory
Description	The program code addressed by the table pointer (TBHP and TBLP) is moved to the speci- fied Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None



XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op- eration. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



А

Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the Holtek website (http://www.holtek.com.tw/english/literature/package.pdf) for the latest version of the package information.

16-pin DIP (300mil) Outline Dimensions





Fig1. Full Lead Packages



Ë

B



Fig2. 1/2 Lead Packages

• MS-001d (see fig1)

Compleal	Dimensions in inch		
Symbol	Min.	Nom.	Max.
А	0.780		0.880
В	0.240		0.280
С	0.115		0.195
D	0.115		0.150
E	0.014		0.022
F	0.045		0.070
G		0.100	_
Н	0.300		0.325
I	—	0.430	—

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	19.81	—	22.35
В	6.10	—	7.11
С	2.92		4.95
D	2.92	_	3.81
E	0.36		0.56
F	1.14	_	1.78
G		2.54	_
Н	7.62		8.26
I		10.92	_



• MS-001d (see fig2)

Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	0.735	_	0.775
В	0.240	_	0.280
С	0.115		0.195
D	0.115		0.150
E	0.014		0.022
F	0.045		0.070
G		0.100	_
Н	0.300		0.325
I		0.430	_

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	18.67	_	19.69
В	6.10	_	7.11
С	2.92	_	4.95
D	2.92	_	3.81
E	0.36	_	0.56
F	1.14		1.78
G	_	2.54	_
Н	7.62		8.26
I	—	10.92	—


• MO-095a (see fig2)


Sumbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	0.745	_	0.785
В	0.275	_	0.295
С	0.120		0.150
D	0.110		0.150
E	0.014		0.022
F	0.045	_	0.060
G	_	0.100	_
Н	0.300		0.325
I		0.430	_

Sumbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	18.92	_	19.94
В	6.99	—	7.49
С	3.05	—	3.81
D	2.79	_	3.81
E	0.36	_	0.56
F	1.14	_	1.52
G	_	2.54	—
Н	7.62	_	8.26
I		10.92	



16-pin NSOP (150mil) Outline Dimensions






• MS-012

Sumbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	0.228	_	0.244
В	0.150	_	0.157
С	0.012		0.020
C′	0.386		0.402
D			0.069
E		0.050	—
F	0.004		0.010
G	0.016	_	0.050
Н	0.007		0.010
α	0°		8°

Sumbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	5.79	—	6.20
В	3.81		3.99
С	0.30		0.51
C′	9.80		10.21
D	_		1.75
E		1.27	
F	0.10		0.25
G	0.41		1.27
Н	0.18		0.25
α	0°		8°



16-pin SSOP (150mil) Outline Dimensions






Complete J		Dimensions in inch		
Symbol	Min.	Nom.	Max.	
А	0.228		0.244	
В	0.150		0.157	
С	0.008	_	0.012	
C'	0.189	_	0.197	
D	0.054	_	0.060	
E	_	0.025		
F	0.004	_	0.010	
G	0.022	_	0.028	
Н	0.007	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
А	5.79	_	6.20
В	3.81		3.99
С	0.20	_	0.30
C′	4.80		5.00
D	1.37	_	1.52
E		0.64	
F	0.10	_	0.25
G	0.56		0.71
Н	0.18	_	0.25
α	0°		8°



Product Tape and Reel Specifications

Reel Dimensions



SOP 16N (150mil)


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	16.8 +0.3/-0.2
T2	Reel Thickness	22.2±0.2

16-pin SSOP (150mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	12.8 +0.3/-0.2
T2	Reel Thickness	18.2±0.2



Carrier Tape Dimensions





SOP 16N (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0±0.3
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.55 +0.10/-0.00
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
В0	Cavity Width	10.3±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1

16-pin SSOP (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0 +0.3/-0.1
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.10
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
В0	Cavity Width	5.2±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	9.3±0.1



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office) 46729 Fremont Blvd., Fremont, CA 94538, USA Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2012 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.