

VT6305 PCI 1394 Host Controller

1394.A OHCI Link Layer Controller for the PCI Bus

Revision 0.2 March 10, 2000

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 1998 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT6305 may only be used to identify a product of VIA Technologies, Inc.

is a registered trademark of VIA Technologies, Incorporated.
Windows 95[™], Windows 98[™], Windows NT[™], and Plug and Play[™] are registered trademarks of Microsoft Corp.
PCI[™] is a registered trademark of the PCI Special Interest Group.
All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

USA Office: 1045 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300 Fax: (510) 683-3301 Taipei Office:

8th Floor, No. 533 Chung-Cheng Road, Hsin-Tien

Taipei, Taiwan ROC Tel: (886-2) 218-5452 Fax: (886-2) 218-5453

Online Services:

Web Page: http://www.via.com.tw -or- http://www.viatech.com

FTP Server: ftp://ftp.via.com.tw
BBS: 886-2-2185208



REVISION HISTORY

Document Release	Date	Revision	
			S
Revision 0.1	5/19/98	Initial release as VT83C574	DH
Revision 0.2	7/31/98	Changed part # to VT6305	
		Revised pinouts and added pin descriptions	



TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	III
LIST OF TABLES	III
OVERVIEW	2
PINOUTS	3
PIN DIAGRAM	3
PIN LIST	4
PIN DESCRIPTIONS	5
REGISTERS	8
REGISTER OVERVIEW	8
REGISTER DESCRIPTIONS	11
1394 Host Controller Configuration Registers (Function 0)	
Configuration Space Header	
Controller-Specific Configuration Registers.	
1394 Host Controller Memory-Space Registers	
Autonomous CSR Resources	
Bus Management CSR Registers	
HC Control Registers	
Self-ID Control Registers	
Channel Mask Registers	
Interrupt Registers	
Link Control Registers	
PHY Control Registers Cycle Timer Registers	
Filter Registers	
Asynchronous Transmit & Receive Context Registers	
Isochronous Transmit & Receive Context Registers	
Isochronous Receive Context Registers	
ELECTRICAL SPECIFICATIONS	29
ABSOLUTE MAXIMUM RATINGS	29
DC CHARACTERISTICS	
PACKAGE MECHANICAL SPECIFICATIONS	30



LIST OF FIGURES

FIGURE 1. VT6305 CHIP BLOCK DIAGRAM	
FIGURE 2. VT6305 PIN DIAGRAM (TOP VIEW)	
FIGURE 3. VT6305 PIN LIST (ALPHABETICAL ORDER)	
FIGURE 4. MECHANICAL SPECIFICATIONS – 128 PIN PQFP PACKAGE	

LIST OF TABLES

TABLE 1.	VT6305 PIN DESCRIPTIONS	5
	REGISTERS	
TABLE 3.	PACKET EVENT CODES2	5



VT6305 PCI 1394 HOST CONTROLLER

1394.A OHCI LINK LAYER CONTROLLER FOR THE PCI BUS

- Single Chip PCI Host Controller for IEEE P1394.A
- Data Transfers of 100 / 200 / 400 MHz
- Embedded IEEE 1394.A Link Core
 - 32 bit CRC generator and checker for receive and transmit data
 - Built-in isochronous and asynchronous receive and transmit FIFOs for packets
 - 2 / 4 / 8 bit data interface to external discrete PHY
 - Compliant with IEEE 1394.A Specification Release 1.0

• OHCI Compliant Programming Interface

- Descriptor based isochronous and asynchronous DMA channels for receive / transmit packets
- Compliant with 1394 Open HCI Specification v0.94

• 32-Bit Power-Managed PCI Bus Interface

- High-performance bus mastering support
- Byte alignment to run in both little-endian (x86/PCI) and byte-swapped big-endian (PowerMac/PCI) environments
- Compliant with PCI Bus Power Management Specification v1.0
- 3.3V Power Supply with 5V Tolerant Inputs
- 0.35um, Low Power CMOS Process
- 128-Pin PQFP Package
- PCB Reference Designs & Schematics Available



OVERVIEW

The VT6305 IEEE 1394 Open HCI Link Controller provides high performance serial connectivity. It implements the Link layer for IEEE 1394.A release v1.0 and is compliant with Open HCI with DMA engine support for high performance data transfer. It has a PCI host bus interface.

The VT6305 supports 100, 200 and 400 Mbits/sec transmission. Depending on transmission speed, the Link / PHY connection is provided through a 2- / 4- / 8-bit interface operating at 50 MHz. The VT6305 services two types of data packets: asynchronous and isochronous (real time). The 1394 link core performs arbitration requesting, packet generation and checking, and bus cycle master operations. It also has root node capability and performs cycle and retry operations.

The VT6305 is ready to provide industry-standard IEEE 1394 peripheral connections for desktop and mobile PC platforms. Support for the VT6305 will be built into Microsoft Windows 98 (Memphis) and Windows NT 5.0.




Figure 1. VT6305 Chip Block Diagram



PINOUTS

Pin Diagram




Figure 2. VT6305 Pin Diagram (Top View)



Pin List

Figure 3. VT6305 Pin List (Alphabetical Order)

Pin		Pin Name	Pin		Pin Name	Pin		Pin Name	Pin		Pin Name
58	IO	AD00	48	IO	CBE0#	75	O/I	MA00 / DB1SLK	104	I	PHYCLK
57	IO	AD01	35	IO	CBE1#	76	O/I	MA01 / DB11394#	116	IO	PHYCTL0
56	IO	AD02	24	IO	CBE2#	77	O/I	MA02 / DB1USB#	117	IO	PHYCTL1
55	IO	AD03	11	IO	CBE3#	79	O/I	MA03 / DB1RRQ#	106	IO	PHYD0
53	IO	AD04	29	IO	DEVSEL#	81	O/O	MA04 / DB1PEN	107	IO	PHYD1
51	IO	AD05	59	О	EECS#	82	O/O	MA05 / DB1LEN	108	IO	PHYD2
50	IO	AD06	25	IO	FRAME#	83	O/I	MA06 / DB2SLK	109	IO	PHYD3
49	IO	AD07	6	P	GND	84	- , -	MA07 / DB21394#	111	IO	PHYD4
47	IO	AD08	14	P	GND	85	O/I	MA08 / DB2USB#	112	IO	PHYD5
46	IO	AD09	23	P	GND	86	O/I	MA09 / DB2RRQ#	113	IO	PHYD6
44	IO	AD10	33	P	GND	88	O/O	MA10 / DB2PEN	114	IO	PHYD7
43	IO	AD11	38	P	GND	89	O/O	MA11 / DB2LEN	120	I	PHYLON
42	IO	AD12	45	P	GND	90	O/I	MA12 / DB3SLK	100	I	PHYLPS
41	IO	AD13	54	P	GND	92	O/I	MA13 / DB31394#	119	O	PHYLREQ
39	IO	AD14	62	P	GND	93	O/I	MA14 / DB3USB#	128	O	PME#
36	IO	AD15	71	P	GND	94	O/I	MA15 / DB3RRQ#	127	O	PREQ#
22	IO	AD16	80	P	GND	74	О	MCS#	123	I	RESET#
21	IO	AD17	87	P	GND	60		MD0 / EEDO	32	O	SERR#
20	IO	AD18	95	P	GND	61	IO / I	MD1 / EEDI	30	IO	STOP#
19	IO	AD19	102	P	GND	63	IO / O	MD2 / EECK	28	IO	TRDY#
18	IO	AD20	103	P	GND	64	IO / I	MD3 / DB0SLK	3	P	VCC
17	IO	AD21	110	P	GND	66	IO / I	MD4 / DB01394#	16	P	VCC
15	IO	AD22	115	P	GND	67		MD5 / DB0USB#	26	P	VCC
13	IO	AD23	125	P	GND	68		MD6 / DB0RRQ#	37	P	VCC
10	IO	AD24	70	IO / O	GPIO1 / DB0LEN	69	IO / O	MD7 / DB0PEN	40	P	VCC
9	IO	AD25	96	IO / O	GPIO2 / DB3PEN	73	О	MRD#	52	P	VCC
8	IO	AD26	97	IO / O	GPIO3 / DB3LEN	72	О	MWR#	65	P	VCC
7	IO	AD27	98	IO	GPIO4	34	IO	PAR	78	P	VCC
5	IO	AD28	12	О	IDSEL	99	IO	PCIISO	91	P	VCC
4	IO	AD29	122	О	INTA#	124	I	PCLK	101	P	VCC
2	IO	AD30	121	О	INTB#	31	О	PERR#	105	P	VCC
1	IO	AD31	27	IO	IRDY#	126	I	PGNT#	118	P	VCC



Pin Descriptions

Table 1. VT6305 Pin Descriptions

	PCI Bus Interface							
Signal Name	Pin No.	I/O	Signal Description					
AD[31:0]	1, 2, 4, 5, 7-10, 13, 15, 17-22, 36, 39, 41-44, 46, 47, 49-51, 53, 55-58	IO	Address / Data Bus. The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.					
CBE[3:0]#	11, 24, 35, 48	IO	Command / Byte Enable. The command is driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.					
FRAME#	25	IO	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.					
DEVSEL#	29	Ю	Device Select. As an output, this signal is asserted to claim PCI transactions through positive or subtractive decoding. As an input, DEVSEL# indicates the response to a VT6305-initiated transaction and is also sampled when decoding whether to subtractively decode the cycle.					
TRDY#	28	IO	Target Ready. Asserted when the target is ready for data transfer.					
IRDY#	27	Ю	Initiator Ready. Asserted when the initiator is ready for data transfer.					
PREQ#	127	О	PCI Bus Request. Asserted by the bus master to indicate to the bus arbiter that it wants to use the bus.					
PGNT#	126	I	PCI Bus Grant. Asserted to indicate that access to the bus is granted.					
IDSEL	12	О	Initialization Device Select. IDSEL is used as a chip select during configuration read and write cycles.					
INTA#	122	О	Interrupt A. An asynchronous signal used to request an interrupt.					
INTB#	121	О	Interrupt B. An asynchronous signal used to request an interrupt.					
PCLK	124	I	PCI Clock. Timing reference for all transactions on the PCI Bus.					
RESET#	123	I	Reset. When detected low, an internal hardware reset is performed. PCIRST# assertion or deassertion may be asynchronous to PCLK, however, it is recommended that deassertion be synchronous to guarantee a clean and bounce free edge.					
PAR	34	IO	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0]#.					
PERR#	31	О	Parity Error. Parity error is asserted when a data parity error is detected.					
SERR#	32	О	System Error. SERR# is pulsed active to indicate a system error condition.					
STOP#	30	IO	Stop. Asserted by the target to request the master to stop the current transaction.					

Pinouts



	1394 PHY Interface							
Signal Name	Pin No.	I/O	Signal Description					
PHYD[7:0]	114, 113, 112, 111, 109, 108, 107, 106	Ю	PHY Data.					
PHYCTL1	117	IO	PHY Control 1.					
PHYCTL0	116	IO	PHY Control 0.					
PHYCLK	104	I	PHY Clock.					
PHYLREQ	119	O	PHY Link Request.					
PHYLON	120	I	PHY Link On.					
PHYLPS	100	I	PHY Link					

Serial Configuration Memory Interface								
Signal Name	Signal Name Pin No. I/O Signal Description							
EECS#	59	О	EEPROM Chip Select. Chip select for external serial EEPROM when used to provide configuration data. A high-value pull-up resistor is provided internally.					
EEDO / MD0	60	O/I	EEPROM Data Out.					
EEDI / MD1	61	I / I	EEPROM Data In.					
EECK / MD2	63	O/I	EEPROM Clock.					

Local Memory Interface							
Signal Name	Pin No.	I/O	Signal Description				
MD[7:0]		IO	Memory Data. Pins optionally used for device bay if local memory not used				
MA[15:0]		О	Memory Address. Pins optionally used for device bay if local memory not used				
MCS#	74	О	Memory Chip Select.				
MRD#	73	О	Memory Read Enable.				
MWR#	72	О	Memory Write Enable.				

	Miscellaneous							
Signal Name	Pin No.	I/O	Signal Description					
PME#	128	О	Power Management Event.					
PCIISO	99	IO	General Purpose I/O.					
GPIO1 / DB0LEN	70	IO/O	General Purpose I/O.					
GPIO2 / DB3PEN	96	IO / O	General Purpose I/O.					
GPIO3 / DB3LEN	97	IO/O	General Purpose I/O.					
GPIO4	98	IO	General Purpose I/O.					

	Power and Ground							
Signal Name	Pin No.	I/O	Signal Description					



VCC	3, 16, 26, 37, 40,	P	Power.
	52, 65, 78, 91,		
	101, 105, 118		
GND	6, 14, 23, 33, 38,	P	Ground.
	45, 54, 62, 71, 80,		
	87, 95, 102, 103,		
	110, 115, 125		



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the VT6305. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions for details).

Detailed register descriptions are provided in the following section of this document. All offset and default values are shown in hexadecimal unless otherwise indicated

Table 2. Registers

PCI Function 0 Registers - Controller Configuration

Configuration Space Header Registers

Offset	PCI Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID 0130		RO
5-4	Command	0000	RW
7-6	Status	0280	WC
8	Revision ID	nn	RO
9	Programming Interface	10	RO
Α	Sub Class Code	00	RO
В	Base Class Code	0C	RO
C	-reserved- (cache line size)	00	
D	Latency Timer	00	$\mathbf{R}\mathbf{W}$
Е	Header Type	00	RO
F	-reserved- (Built In Self Test)	00	
13-10	Base Address Register	0000 0000	$\mathbf{R}\mathbf{W}$
14-27	-reserved- (base address registers)	00	
28-2B	-reserved- (unassigned)	00	
2C-2F	-reserved- (subsystem ID read)	00	
30-33	-reserved- (expan. ROM base addr)	00	
34-3B	-reserved- (unassigned)	00	_
3C	Interrupt Line	00	\mathbf{RW}
3D	Interrupt Pin	01	RO
3E	-reserved- (min gnt)	00	_
3F	-reserved- (max lat)	00	_

Controller-Specific Configuration Registers

Offset	Heading	Default	Acc
43-40	PCI HCI Control	0000 0000	RO
44	Miscellaneous Control	00	RW
45	-reserved-	00	_
46	PHY Control	00	RW
47-F3	-reserved-	00	_
F4	Hide Function Register	00	RW
F5-F7	-reserved-	00	
FB-F8	Manufacturer ID	TBD	RO
FC-FF	-reserved-	00	_



1394 Memory-Space Registers

Offset	Heading	Default	Acc
0	Version	0000 0000	RO
4	-reserved- (GUID ROM)	0000 0000	_
8			RW
С	3		RW
10	CSR Compare Data 0000 0000		RW
14	CSR Control	8000 0000	RW
18	Configuration ROM Header	0000 0000	RW
1C	1394 Bus ID	3133 3934	RO
20	1394 Bus Options	F000 0002	RW
24	Global Unique ID High	0000 0000	RW
28	Global Unique ID Low	0000 0000	RW
2C-33	-reserved-	00	_
34	Configuration ROM Map		RW
38	Posted Write Address Low	0000 0000	RO
3C	Posted Write Address High	0000 0000	RO
40	Vendor ID	0000 0000	RO
44-4F	-reserved-	00	_
50	HC Control Set	0000 0000	RW
54	HC Control Clear	0000 0000	RW
58-5F	-reserved-	00	_
60-63	-reserved-	00	
64	Self-ID Buffer Pointer	0000 0000	RW
68	Self-ID Count	0000 0000	RO
6C-6F	-reserved-	00	_
70	Isoch Rcv Channel Mask High Set	0000 0000	RW
74	Isoch Rcv Channel Mask High Clr	0000 0000	RW
78	Isoch Rcv Channel Mask Low Set	0000 0000	RW
7C	Isoch Rcv Channel Mask Low Clr	0000 0000	RW
80	Interrupt Event Set	0000 0000	RW
84	Interrupt Event Clear	0000 0000	RW
88	Interrupt Mask Set	0000 0000	RW
8C	Interrupt Mask Clear	0000 0000	RW
90	Isoch Xmit Interrupt Event Set	0000 0000	RW
94	Isoch Xmit Interrupt Event Clear	0000 0000	RW
98	Isoch Xmit Interrupt Mask Set	0000 0000	RW
9C	Isoch Xmit Interrupt Mask Clear	0000 0000	RW
A0	Isoch Rcv Interrupt Event Set	0000 0000	RW
A4	Isoch Rcv Interrupt Event Clear	0000 0000	RW
A8	Isoch Rcv Interrupt Mask Set	0000 0000	RW
AC	Isoch Rcv Interrupt Mask Clear	0000 0000	RW
B0-DB	-reserved-	00	_
DC	Fairness Control	0000 0000	RW
E0	Link Control Set	0000 0000	
E4	Link Control Clear	0000 0000	RW
E8	Node ID	0000 0000	RW
EC	PHY Control	0000 0000	RW
F0	Isochronous Cycle Timer	0000 0000	RW
F4-FF	-reserved-	00	_

100		0000 0000	DIII
100	Async Request Filter High Set	0000 0000	
104	Async Request Filter High Clear	0000 0000	RW
108	Async Request Filter Low Set	0000 0000	RW
10C	Async Request Filter Low Clear	0000 0000	RW
110	Physical Request Filter High Set	0000 0000	RW
114	Physical Request Filter High Clear	0000 0000	RW
118	Physical Request Filter Low Set	0000 0000	RW
11C	Physical Request Filter Low Clear	0000 0000	RW
120-17F	-reserved-	00	_
180	Async Request Xmit Context Set	0000 0000	RW
184	Async Request Xmit Context Clr	0000 0000	RW
18C	Async Request Xmit Command Ptr	0000 0000	RW
1A0	Async Response Xmit Context Set	0000 0000	RW
1A4	Async Response Xmit Context Clr	0000 0000	RW
1AC	Async Response Xmit Cmd Ptr	0000 0000	RW
1C0	Async Request Rcv Context Set	0000 0000	RW
1C4	Async Request Rcv Context Clr	0000 0000	RW
1CC	Async Request Rcv Command Ptr	0000 0000	RW
1E0	Async Response Rcv Context Set	0000 0000	RW
1E4	Async Response Rcv Context Clr	0000 0000	RW
1EC	Async Response Rcv Command	0000 0000	RW
	Ptr		
200	Isoch Xmit Context 0 Set	0000 0000	RW
204	Isoch Xmit Context 0 Clr	0000 0000	RW
20C	Isoch Xmit Context 0 Cmd Ptr	0000 0000	
210	Isoch Xmit Context 1 Set	0000 0000	
214	Isoch Xmit Context 1 Clr	0000 0000	
21C	Isoch Xmit Context 1 Cmd Ptr	0000 0000	
220	Isoch Xmit Context 1 Set	0000 0000	
224	Isoch Xmit Context 1 Clr	0000 0000	RW
22C	Isoch Xmit Context 1 Cmd Ptr	0000 0000	RW
230	Isoch Xmit Context 2 Set	0000 0000	RW
234	Isoch Xmit Context 2 Clr	0000 0000	RW
23C	Isoch Xmit Context 2 Cmd Ptr	0000 0000	RW
250-3FF	-reserved-	00	
			DW
400	Isoch Rcv Context 0 Set Isoch Rcv Context 0 Clr	0000 0000	
-			
40C 410	Isoch Rev Context 0 Command Ptr	0000 0000	
420	Isoch Rev Context 1 Set 0000 (
424	Isoch Rev Context 1 Clr	0000 0000	
42C	Isoch Rcv Context 1 Command Ptr 0000 0000		
430	Isoch Rev Context 1 Match	0000 0000	
440	Isoch Rcv Context 2 Set	0000 0000	
444	Isoch Rcv Context 2 Clr	0000 0000	
44C	Isoch Rcv Context 2 Command Ptr	0000 0000	
450	Isoch Rcv Context 2 Match	0000 0000	
460	Isoch Rcv Context 3 Set	0000 0000	
464	Isoch Rcv Context 3 Clr	0000 0000	RW



46C	Isoch Rcv Context 3 Command Ptr	0000 0000	RW
470	Isoch Rcv Context 3 Match	0000 0000	RW
480-7FF	-reserved-	00	_

Revision 0.2 March 10, 2000 -10- Register Overview



Register Descriptions

1394 Host Controller Configuration Registers (Function 0)

The 1394 host controller interface follows the Open HCI (OHCI) interface specification. There are two sets of software accessible registers: configuration registers and memory registers. The configuration registers are located in the function 0 PCI configuration space. The memory registers are located in system memory space at offsets from the address stored in the Base Address Register.

Configuration Space Header

Offset 1	1-0 - Vendor IDRO
0-7	Vendor ID (1106h = VIA Technologies)
Offset 3	3-2 - Device IDRO
0-7	Device ID (0130h = VT6305 1394 Controller)
Offset 5	5-4 - CommandRW
15-10	Reserved always reads 0
9	Fast Back-to-Back Enable fixed at 0 (disabled)
8	SERR# Enable fixed at 0 (disabled)
7	Wait Cycle Control fixed at 0 (disabled)
6	Parity Error Response fixed at 0 (disabled)
5	VGA Palette Snoop fixed at 0 (disabled)
4	Postable Memory Write Enablefixed at 0 (disabled)
3	Special Cycle Enable fixed at 0 (disabled)
2	Bus Master Enable
	0 Disabledefault
	1 Enable
1	Memory Space Enable
	0 Disabledefault
	1 Enable Access to 1394 Memory Registers
0	I/O Space Enable fixed at 0 (disabled)

Offset '	7-6 - StatusRWC
15	Detected Parity Error always reads 0
14	Signalled System Erroralways reads 0
13	Received Master Abort
	0 No Master Abort Generateddefault
	1 Master Abort Generated by 1394 Controller.
	Set by the 1394 interface logic if it generates a
	master abort while acting as a master. This
	bit may be cleared by software by writing a
	one to this bit position.
12	Received Target Abort
	0 No Target Abort Receiveddefault
	1 Target Abort Received by 1394 Controller.
	Set by the 1394 interface logic if it receives a
	target abort while acting as a master. This bit
	may be cleared by software by writing a one to
	this bit position.
11	Signalled Target Abortalways reads 0
10-9	· · · · _ · _ · _ · _ · · · · ·
	00 Fast
	01 Medium fixed
	10 Slow
0	11 Reserved
8	Data Parity Error Detectedalways reads 0
7	Fast Back-to-Back Capablealways reads 1
6	User Definable Featuresalways reads 0
5	66 MHz Capablealways reads 0
4-0	Reserved always reads 0
Offset	8 - Revision ID (nnh) RO
7-0	Silicon Revision Code (0 indicates first silicon)
Offset !	9 - Programming Interface (10h=OHCI)RO
Offset .	A - Sub Class Code (00h=1394 Serial Bus) RO
Offset	B - Base Class Code (0Ch=Serial Bus Controller) RO

Revision 0.2 March 10, 2000 -11- Register Descriptions



Offset 1	D - Latency Timer (00h) RW
7-4	Latency Timer Count
	PCI burst cycles generated by the VT6305 can last
	indefinitely as long as PCI GNT# remains active. If
	GNT# is negated after the burst is initiated, the
	VT6305 limits the duration of the burst to the
	number of PCI Bus clocks specified in this field.
3-0	Reserved always reads 0
	·
0.00	
Offset	E - Header Type (00h)RO
Offset 1	13-10 - Base Address – 1394 Register Space RW
31-7	Base Address (128-Byte Space)default = 0
6-4	Reserved
3	Prefetechable always reads 0
3	Reads 0 to indicate that the 1394 register space is not
	prefetchable.
2-1	Typealways reads 0
2-1	Reads 0 to indicate that the 1394 register space may
	be located anywhere in the 32-bit address space.
0	*
U	Resource Type
	Reads 0 to indicate a request for memory space.
Offset 3	BC - Interrupt Line (00h)RO

Revision 0.2 March 10, 2000 -12- Register Descriptions



Controller-Specific Configuration Registers

Offset 46 - PHY Control.....RW Offset 43-40 –PCI HCI Control.....RO insert bit definitions here Reservedalways reads 0 **Isolated** 1 Direct Environment Isolated Environment **Multiple Speed Concatenation Disable** Packets of different speeds concatenated as long as the concatenation is not down to an S100 PHY. Offset 44 – Miscellaneous Control.....RW Only same speed packets may be concatenated Reserved always reads 0 (packets of different speeds may not be) 0 **Lock GUID Registers** A default value of 0000 for bits 3-0 indicates that the Note: 0 Global Unique ID Registers are RW..... default 1394 interface is connected to a 1394a-compliant 1 Global Unique ID Registers are Read Only PHY. Once set, this bit cannot be cleared except by PCI Reset. The GUID registers are located in memory in the 1394 register space. Offset F4 – Hide Function ControlRWalways reads 0 Reserved 0 **Hide Function** 1394 Function Visibledefault 0 1394 Function Hidden If this bit is set, the 1394 function will be hidden. All subsequent reads or writes to this configuration space will then cause a master abort to be generated. This bit can only be cleared by a PCI reset.



1394 Host Controller Memory-Space Registers

These registers occupy a 2048-byte space in system memory (offsets 0-7FFh). This address space begins at the address contained in the 1394 Configuration Space "Base Address Register" (Function 0 Configuration Space Offset 10h).

All registers must be accessed as 32-bit words on 32-bit boundaries. Writes to reserved addresses have undefined results and reads from reserved addresses return indeterminate data. Unless specified otherwise, all register fields default to 0 and are unchanged after a 1394 bus reset.

Some registers are designated as Set and Clear registers. These registers are in pairs, where a read of either address will return the current contents of the register. Data written to the <u>Set</u> register address is assumed to be a bit mask where one bits determine which bits should be <u>set</u>. Data written to the <u>Clear</u> register address is assumed to be a bit mask where one bits determine which bits should be <u>cleared</u>.

Memor	y Offset 0 –	Version	RO
7-0	Reserved		always reads 0

Memor	y Offset 8 – Asynchronous Transmit RetriesRW
31-29	Second LimitRO
	Count in Seconds (modulo 8). These bits and the
	Cycle Limit bits below define a time limit for retry
	attempts when the outbound dual-phase retry
	protocol is in use.
28-16	Cycle LimitRO
	Count in Cycles (modulo 8000). These bits and the
	Second Limit bits above define a time limit for retry
	attempts when the outbound dual-phase retry
	protocol is in use.

only for responses to physical requests.

Revision 0.2 March 10, 2000 -14- Register Descriptions



Autonomous CSR Resources

The VT6305 implements the 1394 "Compare-and-Swap" bus management registers, the Configuration ROM Header, and the "Bus Info Block". It also allows access to the first 1K bytes of the configuration ROM.

Atomic compare-and-swap transactions, when accessed from the 1394 bus, are autonomous without software intervention. To access these bus management resource registers via the PCI bus, the software first loads the CSR Data register with a new data value to be loaded, then it loads the CSR Compare register with the expected value. Finally, it writes the CSR Control register with the selected value of the resource. This initiates a compare-and-swap operation. When complete, the CSR Control register "done" bit will be set and the CSR Data register will contain the value of the selected resource prior to the host-initiated compare-and-swap operation.

Bus Management CSR Registers

1394 requires certain 1394 bus management resource registers to be accesssible only via 32-bit read and 32-bit lock (compare-and-swap) transactions. These special bus management resource registers are implemented on-chip:

		CSR		Hardware or
CSR A	Address	Selec	t Register Name	Bus Reset
FFFF F	000 021C	00	Bus Manager ID	0000 003F
FFFF F	000 0220	01	Bandwidth Available	0000 1333
FFFF F	000 0224	10	Channels Available Hi	FFFF FFFF
FFFF F	000 0228	18	Channels Available Lo	FFFF FFFF
CSR Ac	ddress FFI	FF F0	00 021C – Bus Manage	r IDRW
31-6	Reserved	l	a	lways reads 0
- 0				•
5-0	Bus Man	ager l	(D	default = 3Fh
		Ü	ID 00 0220 – Bandwidth A	
CSR Ac	ddress FF	FF FO		vailable RW
CSR Ac	ddress FFI Reserved	FF F0	00 0220 – Bandwidth A	vailable RW lways reads 0
CSR Ac 31-13 12-0	ddress FFI Reserved Bandwid	FF F0 th Av	00 0220 – Bandwidth A	vailable RW lways reads 0 fault = 1333h
CSR Ac 31-13 12-0	ddress FFI Reserved Bandwid	FF F0 th Av	00 0220 – Bandwidth A a ailablede	vailable RW lways reads 0 fault = 1333h
CSR Ac 31-13 12-0 CSR Ac 7-0	ddress FFI Reserved Bandwid ddress FFI Reserved	FF F0 th Av	00 0220 – Bandwidth A a ailable de 00 0224 – Channels Av	vailable RW lways reads 0 fault = 1333h ail HiRW lways reads 0

31-0	y Offset C – CSR DataRW CSR Datadefault = undefined
01 0	Data to be stored if comparison is successful.
Memor	y Offset 10 – CSR Compare DataRW
31-0	CSR Compare Data default = undefined
	Data to be compared with existing value of CSR
	resource.
Memor	y Offset 14 – CSR ControlRW
31	CSR Done default = 1
	Set when a compare-swap operation is completed.
	Reset whenever this register is written.
30-2	Reserved always reads 0
1-0	CSR Resource Select default = undefined
	00 Bus Manager ID
	01 Bandwidth Available
	10 Channels Available Hi
	11 Channels Available Lo
Memor	y Offset 18 – Configuration ROM HeaderRW
31-24	Bus Info Block Length default = 0
	Length of the Bus Information Block in doublewords
23-16	CRC Length default = 0
	Length of the block protected by the CRC (a value of
	4 indicates that the CRC only protects the
	configuration ROM header).
15-0	1101/1 0110 / 4140
	Default value loaded from GUID ROM if present
	(default is undefined if GUID ROM is not present).

Default value loaded from GUID ROM if present (default is undefined if GUID ROM is not present).

Must be set prior to setting the "HC Control" register "Link Enable" bit.

Revision 0.2 March 10, 2000 -15- Register Descriptions



Memor	ry Offset 1C – 1394 Bus IDRO	Memory Offset 24 – Global Unique II
This re	gister maps to the 1st 32-bit word of the bus info	This register maps to the 3rd 32-bit
	block.	block. Contents are cleared by hardw
31-0	Bus ID always reads 31333934h (ASCII "1394")	affected by software reset. Read/Write
N/	Off4 20 1204 B O-45 DW	Read/Only if Rx44[0] is set.
	ry Offset 20 – 1394 Bus OptionsRW	31-8 Node Vendor ID
	gister maps to the 2nd quadword of the bus info block.	1394 Bus Management Field.
31	Isochronous Resource Manager Capable	setting the "HC Control" regist
	0 Not capable1 Capabledefault	7-0 Chip ID High
30	Cycle Master Capable	1394 Bus Management Field.
30	0 Not capable	setting the "HC Control" regist
	1 Capable default	
29	Isochronous Capable	Memory Offset 28 – Global Unique II
	0 Not capable	This register maps to the 4th 32-bit
	1 Capabledefault	block. Contents are cleared by hardw
28	Bus Manager Capable	affected by software reset. Read/Write
	0 Not capable	Read/Only if Rx44[0] is set.
	1 Capabledefault	31-0 Chip ID Low
27	Power Management Capable	1394 Bus Management Field.
	0 Not capabledefault	setting the "HC Control" regist
	1 Capable	
26-24	Reserved always reads 0	
23-16	Cycle Clock Acc	
	1394 Bus Management Field. This field must be	
	written with valid data prior to setting the "HC	
	Control" register "link enable" bit.	
15-12	Received Block Write Request Packet Max	
	Length	
	1394 Bus Management Field. This field must be	
	written with valid data prior to setting the "HC	
	Control" register "link enable" bit. Received block	
	write request packets with a length greater than the	
	value contained in this field may generate an "ack_type_error".	
11-8	Reservedalways reads 0	
7-6	Configuration ROM Changed Since Last Bus	
7-0	Reset	
	0 Configuration ROM not changed default	
	1 Configuration ROM changed	
5-3	Reserved	
2-0	Max Link Speeddefault = 010	
_ ~		

D High.....RW

word of the bus info ware reset but are not e if Rx44[0] is cleared,

- \dots default = 0 l. Must be set prior to ster "link enable" bit.
- \dots default = 0 l. Must be set prior to ster "link enable" bit.

<u>D Low.....RW</u>

word of the bus info ware reset but are not e if Rx44[0] is cleared,

 \dots default = 0 l. Must be set prior to ster "link enable" bit.

Revision 0.2 March 10, 2000 -16-Register Descriptions



Memory Offset 34 - Configuration ROM Map.....RW

This register contains the start address within the memory space that maps to the start address of the 1394 configuration ROM. Only 32-bit word reads to the first 1K bytes of the configuration ROM will map to memory space.(all other transactions to this space will be rejected with an "ack_type_error"). The system address of the configuration ROM must start on a 1K-byte boundary. The first five 32-bit words of the configuration ROM space are mapped to the configuration ROM header and Bus Info Block, so the first five registers addressed by this register are not used. This register must be set to a valid address prior to setting the "HC Control" register "link enable" bit.

9-0 Reservedalways reads 0

Memory Offset 38 - Posted Write Address Low.....RO

If the "Posted Write Error" bit is set in the Interrupt Events register, this and the "Posted Write Address High" register contain the 48 bits of the 1394 destination offset of the write request that resulted in the PCI error.

Memory Offset 3C – Posted Write Address High......RO

- 31-16 Source IDdefault = undefined
 The Bus Number and Node Number of the node
 which has issued the failed write request.
- If the "Posted Write Error" bit is set in the Interrupt Events register, this and the "Posted Write Address Low" register contain the 48 bits of the 1394 destination offset of the write request that resulted in the PCI error.

Memory Offset 40 – Vendor IDRO

31-0 Vendor IDalways reads TBD

HC Control Registers

The following two registers are a "set / clear" register pair. Writing to the "Set" register address sets selected bits in the control register where the written bit value is 1. Writing to the "Clear" register address clears selected bits in the control register where the written bit value is 1. Reading from either address returns the contents of the control register.

Memory Offset 50 (Set), 54 (Clear) – HC ControlRW

31-20 Reservedalways reads 0

19 Link Power Status

- 0 Prohibit Link to PHY Communications def
- 1 Permit Link to PHY Communications (link can use LREQs to perform PHY reads and writes).

This bit has no effect on "Link On" status for the node (see Link Enable status below). Both software and hardware resets clear this bit.

- **18 Posted Write Enable** default = undefined
 - 0 All writes return "ack_pending"
 - 1 Enable 2-deep posted write queue

Software should only change this bit when "Link Enable" is 0.

17 Link Enable

- O Disable packets from being transmitted, received, or processed......default
- 1 Enable packets to be transmitted, received, and processed

Both software and hardware resets clear this bit. Software should not set this bit until the Configuration ROM mapping register is valid.

16 Soft Reset

When set, all on-chip 1394 states are reset, all FIFOs are flushed, and all registers are set to their hardware reset (default) values unless otherwise specified. PCI configuration registers are not affected. Hardware clears this bit automatically when the reset is complete (it reads 1 while the reset is in progress).

15-0 Reservedalways reads 0



Self-ID Control Registers

Memory Offset 64 – Self ID Buffer PointerRW				
31-11	Self-ID Buffer Pointer default = undefined			
	Contains the base address of a 2K-byte buffer in host			
	memory where received Self-ID packets are stored.			
10-0	Reserved always reads 0			
Memor	y Offset 68 – Self ID CountRO			
31	Self-ID Error default = undefined			
	0 Self-ID packet received with no errors (this bit			
	is automatically cleared after error-free			
	reception of a Self-ID packet)			
	1 Error detected during most recent Self-ID			
	packet reception (the contents of the Self-ID			
	Buffer are undefined in this case)			
30-24	Reserved always reads 0			
23-16	Self-ID Generation default = undefined			
	The value in this field is incremented automatically			
	each time the Self-ID reception process begins. The			
	value rolls over after reaching 255.			
15-13	Reserved always reads 0			
12-2	Self-ID Size default = undefined			
	Contains the length in 32-bit words of Self-ID data			
	that has been received. This field is cleared by 1394			
	bus reset.			
1-0	Reserved			

Channel Mask Registers

Offset 70 (Set), 74 (Clear) – Iso Rcv Channel Mask Hi RW

31-0 Iso Channel Mask N+32default = 0000 Bits 31-0 correspond to channel numbers 63-32.

Writing 1 bits to offset 70 enables corresponding channels for receiving isochronous data. Writing 1 bits to offset 74 disables corresponding channels from receiving isochronous data.

Offset 78 (Set), 7C (Clear) – Iso Rcv Channel Mask LoRW

31-0 Iso Channel Mask N+32default = 0000 Bits 31-0 correspond to channel numbers 31-0.

Writing 1 bits to offset 78 enables corresponding channels for receiving isochronous data. Writing 1 bits to offset 7C disables corresponding channels from receiving isochronous data.



Interrupt Registers

Memory Offset 80 (Set), 84 (Clear) – Interrupt Events RW

31-27 Reservedalways reads 0

26 PHY Register Data Recieved

PHY register data byte received (data byte not sent when register 0 received)

25 Cycle Too Long

More than 115 usec (but not more than 120 usec) elapsed between the start of sending a cycle start packet and the end of a subaction gap.

24 Unrecoverable Error

Error encountered that has forced the chip to stop operations of any or all subunits (e.g., when a DMA context sets its "ContextControl.Dead" bit)

23 Cycle Inconsistent

Cycle start received with a cycle count different from the value in the "Cycle Timer" register

22 Cycle Lost

Expected cycle start not received (cycle start not received immediately after the first subaction gap after the "Cycle Sync" event or arbitration reset gap detected after a "Cycle Sync" event without an intervening cycle start).

21 Cycle 64 Seconds Interrupt

Bit 7 of the "Cycle Seconds Counter" has changed.

20 Cycle Synch Interrupt

New isochronous cycle started (least significant bit of the cycle count toggled).

19 PHY Requested Interrupt

The PHY has requested an interrupt using a status transfer.

18 Reservedalways reads 0

17 Bus Reset Entered

The Phy has entered bus reset mode.

16 Self-ID Complete

Self-ID packet stream received.

15-10 Reservedalways reads 0

9 Lock Response Error

Lock response sent to a serial bus register in response to a lock request but no "ack_complete" received.

8 Posted Write Error

A host bus error occurred while the chip was trying to write a 1394 write request (which had already been given an "ack_complete") into system memory.

7 Isochronous ReceiveDMA Complete

One or more Isochronous <u>receive</u> contexts have generated an interrupt (one or more bits have been set in the "Isochronous Receive Interrupt Event" register masked by the "Isochronous Receive Interrupt Mask" register).

6 Isochronous Transmit DMA Complete

One or more Isochronous <u>transmit</u> contexts have generated an interrupt (one or more bits have been set in the "Isochronous Transmit Interrupt Event" register masked by the "Isochronous Transmit Interrupt Mask" register).

5 Response Packet Sent

A packet was sent to an asynchronous receive <u>response</u> context buffer.

4 Receive Packet Sent

A packet was sent to an asynchronous receive request context buffer.

3 Async Receive Response DMA Complete

Conditionally set upon completion of an <u>ARDMA</u> <u>Response</u> context command descriptor.

2 Async Receive Request DMA Complete

Conditionally set upon completion of an <u>ARDMA</u> Request context command descriptor.

1 Async Response Transmit DMA Complete

Conditionally set upon completion of an <u>ATDMA</u> Response command.

0 Async Request Transmit DMA Complete

Conditionally set upon completion of an <u>ATDMA</u> Request command.

Memory Offset 88 (Set), 8C (Clear) - Interrupt Mask .RW

The bits in this register (except for the Master Interrupt Enable bit in bit-31) correspond to the bits in the Interrupt Event register above. Zeros in these bits prevent the corresponding interrupt condition from generating an interrupt. Bits are set in the mask register by writing one bits to the "Set" address and cleared by writing one bits to the "Clear" address. The current value of the mask bits may be read from either address.

31 Master Interrupt Enable

0 Disable All Interrupt Eventsdefault
1 Generate interrupts per mask bits 0-26

30-27 Reservedalways reads 0

26-0 Interrupt Maskdefault = undefined (see Interrupt Event register)



Offset 90 (Set), 94 (Clear) – Iso Xmit Interrupt Events RW

31-4 Reserved always reads 0

An interrupt is generated by an isochronous transmit context if an "Output Last DMA" command completes and its "i" bits are set to "interrupt always". Software clears the bits in this register by writing one bits to the "Clear" address. Bits in this register will only get set to one if the corresponding bits in the mask register are set to one.

Offset 98 (Set), 9C (Clear) – Iso Xmit Interrupt Mask. RW

- **31-4 Reserved**always reads 0
- **3-0 Iso Transmit Context Mask......**default = undefined Setting bits in this register enables interrupts to be generated by the corresponding isochronous transmit context

Offset A0 (Set), A4 (Clear) – Iso Rcv Interrupt Events.RW

31-4 Reservedalways reads 0

3-0 Isochronous Receive Context ... default = undefined An interrupt is generated by an isochronous receive context if an "Input Last DMA" command completes and its "i" bits are set to "interrupt always". Software clears the bits in this register by writing one bits to the "Clear" address. Bits in this register will only get set to one if the corresponding bits in the mask register are set to one.

Offset A8 (Set), AC (Clear) - Iso Rcv Interrupt Mask .RW

- **31-4 Reserved**always reads 0
- **3-0 Iso Receive Context Mask.......** default = undefined Setting bits in this register enables interrupts to be generated by the corresponding isochronous receive context

Revision 0.2 March 10, 2000 -20- Register Descriptions



Link Control Registers

Memor	y Offset DC – Fairness ControlRO
31-8	Reservedalways reads 0
7-0	Requests Per Fairness Interval default = 0
	The number of request packets allowed to be
	transmitted per fairness interval
	r
	y Offset E0 (Set), E4 (Clear) – Link Control RW
	gister contains the control flags that enable and
	re the link core protocol portions of the chip. It
contains	controls for the receiver and cycle timer.
31-22	Reservedalways reads 0
21	Cycle Masterdefault = undefined
	0 Received cycle start packets will be accepted
	to maintain synchronization with the node
	that is sending them.
	1 If the PHY has sent notification that it is root.
	a cycle start packet will be generated every
	time the cycle timer rolls over, based on the
	setting of the "Cycle Source" bit.
	This bit is cleared automatically if the "Cycle Too
	Long" interrupt event occurs and cannot be set until
	the "Cycle Too Long" interrupt event bit is cleared.
20	Cycle Timer Enable default = undefined
	0 Cycle timer offset will not count
	1 Cycle Timer offset will count cycles of the
	24.576 MHz clock and roll over at the
	appropriate time based on the settings of the
	above bits
19-11	Reserved always reads 0
10	Receive PHY Packet default = 0
	0 All PHY packets received outside of the self-
	ID phase are ignored
	1 The receiver will accept incoming PHY
	packets into the AR request context if the AR
	request context is enabled. This bit does not
	control receipt of self-ID packets.
9	Receive Self-ID default = 0
	0 All self-ID packets are ignored
	1 The receiver will accept incoming self-
	identification packets. Before setting this bit
	software must ensure that the self-ID buffer
	pointer register contains a valid address.
8-0	Reserved always reads (

Memory Offset E8 - Node ID.....RW

This register contains the CSR address for the node on which this chip resides. The 16-bit combination of the Bus Number and Node Number fields is referred to as the "Node ID". The Node Number field is updated when register 0 is sent from the PHY. This can happen either because software requested a read from the PHY through the PHY Control register or because the PHY is sending the register (most likely due to a bus reset).

31 ID Valid

- 0 No valid node number (cleared by bus reset)
- 1 Valid node number received from PHY

30 Root

This bit is set to 0 or 1 during bus reset

- 0 Attached PHY is not root...... def
- 1 Attached PHY is root

29-28 Reservedalways reads 0

27 Cable Power Status

- O PHY reports cable power status is not OK. def
- 1 PHY reports cable power status is OK.

26-16 Reservedalways reads 0

15-6 Bus Number

Used to identify the specific 1394 bus to which this node belongs when multiple 1394-compatible buses are connected via a bridge (set to 3FFh by bus reset)

(all ones), all link-level transmits are disabled.

Revision 0.2 March 10, 2000 -21- Register Descriptions



PHY Control Registers

Memory Offset EC – PHY ControlRW

This register is used to read or write a PHY register. To read or write, the address of the register is written into the Register Address field. For reads the "Read Register" bit is set (when the request has been sent to the PHY, the "Read Register" bit is cleared automatically by the chip). When transmitting the request, the first clock for LREQ for the register read/write portion will be bit-11 of this register followed by bit-10, etc, finishing with bit-8 for register reads and bit-0 for register writes. When the PHY returns the register through a status transfer, the "Read Done" bit is set. The address of the register received is placed in the "Read Address" field and the contents in the "Read Data" field. The first bits of data received on the status transfer for the register are placed in bits 27 (D[0]) and 26 (D[1]) of this register. For writes, the value to write is written to the "Write Data" field and the "Write Register" bit is set. The "Write Register" bit is cleared automatically by the chip when the write request has been sent to the PHY.

31 Read Done

Indicates that a read request has been completed and valid information is contained in the Read Data and Read Address fields. Cleared when the "Read Register" bit is set. It is set by the chip when a register transfer is received from the PHY.

30-28 Reservedalways reads 0

27-24 Read Address

The address of the register most recently received from the PHY.

23-16 Read Data

The contents of the register most recently received from the PHY

15 Read Register

Used to initiate a read request from a PHY register (must not be set at the same time as the "Write Register" bit). Cleared by the chip when the request has been sent.

14 Write Register

Used to initiate a write request to a PHY register (must not be set at the same time as the "Read Register" bit). Cleared by the chip when the request has been sent.

13-12 Reserved always reads 0

11-8 Register Address

The address of the PHY register to be read or written

7-0 Write Data

The data to be written to the PHY (ignored for reads)

Cycle Timer Registers

Memory Offset F0 – Isochronous Cycle Timer.....RW

This register shows the current cycle number and offset. When the chip is cycle master, this register is transmitted with the cycle start message. When it is not cycle master, this register is loaded with the data field in an incoming cycle start. In the event that the cycle start message is not received, the fields continue incrementing on their own (when the "Cycle Timer Enable" field is set in the "Link Control" register) to maintain a local time reference.

- 11-0 Cycle Offsetdefault = 0
 This field counts 24.576 MHz clocks modulo 3072
 (125 usec).



Filter Registers

Offset 100 (Set), 104 (Clear) – Async Req Filter High.. RW

31 Async Request Resources All Buses

- O Asynchronous requests received from nonlocal bus nodes will be accepted only if the bit which is set corresponds to the node number (see the remaining bits of this register and the "Async Request Filter Low" register)...default
- All asynchronous requests received from nonlocal bus nodes will be accepted.

Bus reset does not affect the value of this bit

Offset 108 (Set), 10C (Clear) – Async Req Filter Low.. RW

Offset 110 (Set), 114 (Clear) – Physical Req Filter HighRW

31 Physical Request Resources All Buses

- 1 All asynchronous physical requests received from non-local bus nodes will be accepted.

Bus reset does not affect the value of this bit.

Offset 118 (Set), 11C (Clear) – Physical Req Filter LowRW



Asynchronous Transmit & Receive Context Registers

Offset 180 (Set), 184 (Clr) – Async Req Xmit Context.. RW

Offset 1A0 (Set), 1A4 (Clr) – Async Rsp Xmit Context RW

Offset 1C0 (Set), 1C4 (Clr) – Async Req Rcv Context.. RW

Offset 1E0 (Set), 1E4 (Clr) – Async Rsp Rcv Context .. RW

These registers are the Context Control registers for Asynchronous Transmit Requests and Responses and Asynchronous Receive Requests and Responses, respectively. They contain bits for control of options, operational state, and status for a DMA context. The bit layout for both registers is given below:

31-16 Reservedalways reads 0

15 Run

This bit is set and cleared by software to enable descriptor processing for a context. The chip will clear this bit automatically on a hardware or software reset. Before software sets this bit, the active bit must be clear and the Command Pointer register for the context must contain a valid descriptor block address and a Z value that is appropriate for the descriptor block address.

Software may stop the chip from further processing of a context by clearing this bit. When cleared, the chip will stop processing of the context in a manner that will not impact the operation of any other context or DMA controller. This may require a significant amount of time. If software clears a run bit for an isochronous context while the chip is processing a packet for the context, it will continue to receive or transmit the packet and update the descriptor status. It will then stop at the conclusion of that packet. If the run bit is cleared for a non-isochronous context, the chip will stop processing at a convenient point and put the descriptors in a consistent state (e.g., status updated if a packet was sent and acknowledged).

Clearing the bit may have other side effects that are DMA controller dependent. This is described in the sections that cover each of the DMA controllers.

When software adds to a list of descriptors for a context, the chip may have already read the descriptor that was at the end of the list before it was updated. This bit provides a semaphore to indicate

that the list may have changed.

If the chip had fetched a descriptor and the indicated branch address had a Z value of zero, it will reread the pointer value when the wake bit is set. If, on the reread, the Z value is still zero, then the end of the list has been reached and the chip will clear the

active bit. If, however, the Z value is now non-zero, the chip will continue processing. If the wake bit is set while the chip is active and has a Z value of non-zero, it takes no special action.

The chip will clear this bit before it reads or rereads a descriptor. The wake bit should not be set while the run bit is zero.

10 Activedefault = 0

This bit is set by the chip when software sets the run bit or sets the wake bit while the run bit is set. The chip will clear this bit:

- 1) when a branch is indicated by a descriptor but the Z value of the branch address is 0
- 2) when software clears the run bit and the chip has reached a safe stopping point
- 3) while the dead bit is set
- 4) after a hardware or software reset
- 5) for asynchronous transmit contexts (request and response), when a bus reset occurs

When this bit is 0 and the run bit is 0, the chip will set the Interrupt Event bit for the context.

9-8 Reservedalways reads 0

7-5 Speed (Async Receive Contexts Only)

This field indicates the speed at which the packet was received or transmitted:

000 100 Mbits/sec

001 200 Mbits/sec

010 400 Mbits/sec

011 -reserved-

1xx -reserved-

4-0 Ack / Err Code.........default = 0

Following an "Output Last" command, the received "Ack Code" or "Event Error Code" is indicated in this field. Possible values are: "Ack Complete", "Ack Pending", Ack Busy X", "Ack Data Error", "Ack Type Error", "Event Tcode Error", "Event Missing Ack", "Event Underrun", "Event Descriptor Read", "Event Data Read", "Event Timeout", "Event Flushed", and "Event Unknown" (see "Table 3. Packet Event Codes" on the following page for descriptions and values for these codes).

Offset 18C - Async Req Xmit Context Command Ptr ..RW

Offset 1AC - Async Rsp Xmit Context Command Ptr..RW

Offset 1CC - Async Req Rcv Context Command Ptr....RW

Offset 1EC - Async Rsp Rcv Context Command Ptr....RW



Table 3. Packet Event Codes

Code	<u>Name</u>	<u>DMA</u>	Meaning	
00/10	Event Tcode Error	AT, AR,	A bad Tcode is associated with this packet. The packet was flushed.	
		IT, IR, IT		
01/11	Event Short		The received data length was less than the packet's data length (IR packet-per-buffer	
00/10	Packet	ID	mode only).	
02/12	Event Long Packet	IR	The received data length was greater than the packet's data length (IR <u>packet-per-buffer</u> mode only).	
03/13	Event Missing Ack	AT	A subaction gap was detected before an ack arrived	
04/14	Event Underrun	AT, IT	An underrun occurred on the corresponding FIFO and the packet was truncated.	
05/15	Event Overrun	IR	A receive FIFO overflowed during the reception of an isochronous packet.	
06/16	Event Descriptor	AT, AR,	An unrecoverable error occurred while the Host Controller was reading a descriptor	
	Read	IT, IR	block.	
07/17	Event Data Read	AT, IT	An error occurred while the Host Controller was attempting to read from host memory	
			in the data stage of descriptor processing.	
08/18	Event Data Write	AR, IR, IT	An error occurred while the Host Controller was attempting to write to host memory	
			in the data stage of descriptor processing.	
09/19	Event Bus Reset	AR	Identifies a PHY packet in the receive buffer as being the synthesized bus reset packet	
0A/1A	Event Timeout	AT	Indicates that the asynchronous transmit response packet expired and was not	
			transmitted	
0B	Event Tcode Error	AT	A bad Tcode is associated with this packet. The packet was flushed.	
0C-	Reserved			
0D/1B				
-1D 0E/1E	Event Unknown	AT, AR,	An error condition has occurred that cannot be represented by any other defined event	
OL/1L	Event Unknown	IT, IR	codes	
0F/1F	Event Flushed	AT	Sent by the link side of the output FIFO when asynchronous packets are being flushed	
01/11	Event Flushed	711	due to a bus reset	
11	Ack Complete	AT, AR,	The destination node has successfully accepted the packet. If the packet was a request	
	•	IT, IR	subaction, the destination node has successfully completed the transaction and no	
			response subaction shall follow.	
			The ack / err code for transmitted PHY, isochronous and broadcast packets, none of	
			which yield an ack code, will be set by hardware to "Ack Complete" unless an "Event	
			Underrun" or "Event Data Read" occurs.	
12	Ack Pending	AT, AR	The destination node has successfully accepted the packet. If the packet was a request	
			subaction, a response subaction will follow at a later time. This code is not returned for a response subaction.	
13	Reserved		for a response subaction.	
14	Ack Busy X	AT	The packet could not be accepted after max "ATretries" attempts and the last ack	
	11011 2003 11		received was "Ack Busy X."	
15	Ack Busy A	AT	The packet could not be accepted after max "ATretries" attempts and the last ack	
	·		received was "Ack Busy A." OHCI does not support the dual phase retry protocol for	
			transmitted packets, so this ack should not be received.	
16	Ack Busy B	AT	The packet could not be accepted after max "ATretries" attempts and the last ack	
			received was "Ack Busy B" (see note for "Ack Busy A").	
17-1C	Reserved			
1D	Ack Data Error	AT, IR	The destination node could not accept the block packet because the data field failed	
			the CRC check or because the length of the data block payload did not match the	
			length contained in the "Data Length" field. This code is not returned for any packet	
1E	Ack Type Free	AT, AR	that does not have a data blocik payload. Returned when a received block write request or received block read request is greater	
1E	Ack Type Error	AI, AK	than "max_rec"	
1F	Reserved		mm ma_rec	
	Test veu			



Isochronous Transmit Context Registers

Offset 200 (Set), 204 (Clr) – Isoch Xmit Context 0...... RW

Offset 210 (Set), 214 (Clr) – Isoch Xmit Context 1...... RW

Offset 220 (Set), 224 (Clr) – Isoch Xmit Context 2......RW

Offset 230 (Set), 234 (Clr) – Isoch Xmit Context 3...... RW

These registers are the Context Control registers for Isocchronous Transmit Contexts 0-3. Each context consists of two registers: a Command Pointer and a Context Control register. The Command Pointer is used by software to tell the controller where the context program begins. The Context Control register controls the context's behavior and indicates current status. The bit layout for the Context Control registers is given below:

31-30 Reservedalways reads 0

29 Cycle Match Enable

In general, when set to one the context will begin running only when the 13-bit "Cycle Match" field matches the 13-bit "Cycle Count" in the Cycle Start packet. The effects of this bit however are impacted by the values of other bits in this register. Once the context becomes active, this bit is cleared automatically by the chip.

28-16 Cycle Match

Contains a 13-bit value corresponding to the 13-bit "Cycle Count" field. If the "Cycle Match Enable" bit is set, this ITDMA context will become enabled for transmits when the bus cycle time "Cycle Count" value equals the value in this field.

15 Run

This bit is set and cleared by software to enable descriptor processing for a context. The chip will clear this bit automatically on a hardware or software reset. Before software sets this bit, the active bit must be clear and the Command Pointer register for the context must contain a valid descriptor block address and a Z value that is appropriate for the descriptor block address.

Software may stop the chip from further processing of a context by clearing this bit. When cleared, the chip will stop processing of the context in a manner that will not impact the operation of any other context or DMA controller. This may require a significant amount of time. If software clears a run bit while the chip is processing a packet for the context, it will continue to receive or transmit the packet and update the descriptor status. It will then stop at the conclusion of that packet.

Clearing the bit may have other side effects that are DMA controller dependent. This is described in the sections that cover each of the DMA controllers.

14-13 Reservedalways reads 0

12 Wakedefault = 0

When software adds to a list of descriptors for a context, the chip may have already read the descriptor that was at the end of the list before it was updated. This bit provides a semaphore to indicate that the list may have changed.

If the chip had fetched a descriptor and the indicated branch address had a Z value of zero, it will reread the pointer value when the wake bit is set. If, on the reread, the Z value is still zero, then the end of the list has been reached and the chip will clear the active bit. If, however, the Z value is now non-zero, the chip will continue processing. If the wake bit is set while the chip is active and has a Z value of non-zero, it takes no special action.

The chip will clear this bit before it reads or rereads a descriptor. The wake bit should not be set while the run bit is zero.

run bit or on a hardware or software reset.

- 1) when a branch is indicated by a descriptor but the Z value of the branch address is 0
- 2) when software clears the run bit and the chip has reached a safe stopping point
- 3) while the dead bit is set
- 4) after a hardware or software reset

When this bit is cleared and the run bit is clear, the chip will set the Interrupt Event bit for the context.

9-5 Reservedalways reads 0

"Ack Code" or "Event Error Code" is indicated in this field. Possible values are: "Ack Complete", "Ack Pending", Ack Busy X", "Ack Data Error", "Ack Type Error", "Event Tcode Error", "Event Missing Ack", "Event Underrun", "Event Descriptor Read", "Event Data Read", "Event Timeout", "Event Flushed", and "Event Unknown" (see "Table 3. Packet Event Codes" on the previous page for descriptions and values for these codes).

Offset 20C – Isoch Xmit Context 0 Command PtrRW

Offset 21C – Isoch Xmit Context 1 Command PtrRW

Offset 22C - Isoch Xmit Context 2 Command PtrRW

Offset 23C - Isoch Xmit Context 3 Command PtrRW



Isochronous Receive Context Registers

Offset 400 (Set), 404 (Clr) – Isoch Rev Context 0RW

Offset 420 (Set), 424 (Clr) – Isoch Rcv Context 1RW

Offset 440 (Set), 444 (Clr) – Isoch Rcv Context 2RW

Offset 460 (Set), 464 (Clr) – Isoch Rcv Context 3RW

These registers are the Context Control registers for Isocchronous Receive Contexts 0-3. Each context consists of three registers: a Command Pointer, a Context Control register, and a Context Match register. The Command Pointer is used by software to tell the controller where the context program begins. The Context Control register controls the context's behavior and indicates current status. The Context Match Register is used to start transmitting from a context program on a specified cycle number. The bit layout for the Context Control registers is given below:

31 Buffer Fill

- 6 Each received packet is placed in a single buffer
- Received packets are placed back-to-back to completely fill each receive buffer

If the "Multi-Channel Mode" bit is set, this bit must also be set. This bit must not be changed while the "Active" bit is set.

30 Isoch Header

- O The packet header is stripped from received isochronous packets
- 1 Received packets will include the isochronous packet header (the header will be stored first in memory followed by the payload). The end of the packet will be marked with a "Transfer Status" (bits 15-0 of this register) in the first word followed by a 16-bit time stamp indicating the time of the most recently received "Cycle Start" packet.

29 Cycle Match Enable

- 0 Context will begin running immediately
- 1 Context will begin running only when the 13-bit "Cycle Match" field in the "Context Match" register matches the 13-bit "Cycle Count" in the Cycle Start packet.

The effects of this bit are impacted by the values of other bits in this register. Once the context becomes active, this bit is cleared automatically by the chip.

28 Multi-Channel Mode

- The context will receive packets for a single channel.
- 1 The context will receive packets for all isochronous channels enabled in the "IR Channel Mask High" and "IR Channel Mask Low" registers (the channel number in the "Context Match" register is ignored). If more

than one Context Control register has the Multi-Channel Mode bit set, unspecified behavior will result.

27-16 Reservedalways reads 0

15 Run

This bit is set and cleared by software to enable descriptor processing for a context. The chip will clear this bit automatically on a hardware or software reset. Before software sets this bit, the active bit must be clear and the Command Pointer register for the context must contain a valid descriptor block address and a Z value that is appropriate for the descriptor block address.

Software may stop the chip from further processing of a context by clearing this bit. When cleared, the chip will stop processing of the context in a manner that will not impact the operation of any other context or DMA controller. This may require a significant amount of time. If software clears the run bit while the chip is processing a packet for the context, it will continue to receive or transmit the packet and update descriptor status. It will then stop at the conclusion of that packet.

Clearing the bit may have other side effects that are DMA controller dependent. This is described in the sections that cover each of the DMA controllers.

14-13 Reservedalways reads 0

12 Wakedefault = 0

When software adds to a list of descriptors for a context, the chip may have already read the descriptor that was at the end of the list before it was updated. This bit provides a semaphore to indicate that the list may have changed.

If the chip had fetched a descriptor and the indicated branch address had a Z value of zero, it will reread the pointer value when the wake bit is set. If, on the reread, the Z value is still zero, then the end of the list has been reached and the chip will clear the active bit. If, however, the Z value is now non-zero, the chip will continue processing. If the wake bit is set while the chip is active and has a Z value of non-zero, it takes no special action.

The chip will clear this bit before it reads or rereads a descriptor. The wake bit should not be set while the run bit is zero.

11 **Dead**default = 0

This bit is set by the chip to indicate a fatal error in processing a descriptor. When set, the active bit is

cleared. This bit is cleared when software clears the run bit or on a hardware or software reset.



- 1) when a branch is indicated by a descriptor but the Z value of the branch address is 0
- 2) when software clears the run bit and the chip has reached a safe stopping point
- 3) while the dead bit is set
- 4) after a hardware or software reset

When this bit is cleared and the run bit is clear, the chip will set the Interrupt Event bit for the context.

9-7 Reservedalways reads 0

6-5 Speed

This field indicates the speed at which the packet was received or transmitted:

- 00 100 Mbits/sec
- 01 200 Mbits/sec
- 10 400 Mbits/sec
- 11 -reserved-

For "Buffer Fill" mode, possible values are: "Ack Complete", "Ack Data Error", "Event Overrun", "Event Descriptor Read", "Event Data Write", and "Event Unknown" (see "Table 3. Packet Event Codes" for descriptions and values for these codes). For "Packet-Per-Buffer" mode, possible values are: "Ack Complete", "Ack Data Error", "Event Short Packet", "Event Long Packet", "Event Overrun", "Event Descriptor Read", "Event Data Write", and "Event Unknown" (see "Table 3. Packet Event Codes" for descriptions and values for these codes).

Offset 40C – Isoch Receive Context 0 Command Ptr.... RW Offset 42C – Isoch Receive Context 1 Command Ptr.... RW Offset 44C – Isoch Receive Context 2 Command Ptr.... RW Offset 46C – Isoch Receive Context 3 Command Ptr.... RW Offset 410 – Isoch Receive Context 0 Match....... RW Offset 430 – Isoch Receive Context 1 Match...... RW Offset 450 – Isoch Receive Context 2 Match......... RW

Offset 470 – Isoch Receive Context 3 Match.....RW



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Min	Max	Unit
Ambient operating temperature	0	70	oC.
Storage temperature	-55	125	oC.
Input voltage	-0.5	5.5	Volts
Output voltage ($V_{CC} = 3.1 - 3.6V$)	-0.5	$V_{CC} + 0.5$	Volts

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

DC Characteristics

 $TA\text{-}0\text{-}70^{o}C,\,V_{CC}\text{=}3.3V\text{+}/\text{-}5\%,\,GND\text{=}0V$

Symbol	Parameter	Min	Max	Unit	Condition
$ m V_{IL}$	Input low voltage	-0.50	0.8	V	
V_{IH}	Input high voltage	2.0	V _{CC} +0.5	V	
V _{OL}	Output low voltage	-	0.45	V	I _{OL} =4.0mA
V _{OH}	Output high voltage	2.4	-	V	I _{OH} =-1.0mA
$I_{1\!L}$	Input leakage current	-	+/-10	uA	0 <v<sub>IN<v<sub>CC</v<sub></v<sub>
I_{OZ}	Tristate leakage current	-	+/-20	uA	$0.45 < V_{OUT} < V_{CC}$
I_{CC}	Power supply current	-	TBD	mA	



PACKAGE MECHANICAL SPECIFICATIONS




Figure 4. Mechanical Specifications – 128 Pin PQFP Package