

# 74ACTQ843

## Quiet Series 9-Bit Transparent Latch with TRI-STATE® Outputs


### General Description

The 74ACTQ843 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths. The 74ACTQ843 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.


### Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package for easy interface with microprocessors
- Improved latch-up immunity
- Outputs source/sink 24 mA
- 74ACTQ843 has TTL-compatible inputs
- Functionally and pin-compatible to AMD's AM29843
- 4 kV minimum ESD immunity
- TRI-STATE outputs for bus interfacing

### Logic Symbols




TL/F/10689-1



TL/F/10689-4

### Connection Diagram



TL/F/10689-2

Pin Names	Description
D <sub>0</sub> -D <sub>8</sub>	Data Inputs
O <sub>0</sub> -O <sub>8</sub>	Data Outputs
OE	Output Enable
LE	Latch Enable
CLR	Clear
PRE	Preset

TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
FACT Quiet Series™ and GTO™ are trademarks of National Semiconductor Corporation.

## Functional Description

The 'ACTQ843 consists of nine D-type latches with TRI-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state. In


addition to the LE and  $\overline{OE}$  pins, the 'ACTQ843 has a Clear ( $\overline{CLR}$ ) pin and a Preset ( $\overline{PRE}$ ) pin. These pins are ideal for parity bus interfacing in high performance systems. When  $\overline{CLR}$  is LOW, the outputs are LOW if  $\overline{OE}$  is LOW. When  $\overline{CLR}$  is HIGH, data can be entered into the latch. When  $\overline{PRE}$  is LOW, the outputs are HIGH if  $\overline{OE}$  is LOW. Preset overrides  $\overline{CLR}$ .

Function Tables

Inputs					Internal	Outputs	Function
$\overline{CLR}$	$\overline{PRE}$	$\overline{OE}$	LE	D	Q	O	
H	H	H	H	L	L	Z	High Z
H	H	H	H	H	H	Z	High Z
H	H	H	L	X	NC	Z	Latched
H	H	L	H	L	L	L	Transparent
H	H	L	H	H	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Clear/High Z
H	L	H	L	X	H	Z	Preset/High Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance  
 NC = No Change

## Logic Diagram



## Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ )	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage ( $V_I$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current ( $I_{OK}$ )	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	$\pm 50$ mA
DC $V_{CC}$ or Ground Current per Output Pin ( $I_{CC}$ or $I_{GND}$ )	$\pm 50$ mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
DC Latch-Up Source or Sink Current	$\pm 300$ mA
Junction Temperature ( $T_J$ )	
PDIP	140°C

**Note 1:** Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ ) 'ACTQ	4.5V to 5.5V
Input Voltage ( $V_I$ )	0V to $V_{CC}$
Output Voltage ( $V_O$ )	0V to $V_{CC}$
Operating Temperature ( $T_A$ ) 74ACTQ	-40°C to +85°C
Minimum Input Edge Rate $\Delta V/\Delta t$ 'ACTQ Devices	
$V_{IN}$ from 0.8V to 2.0V	
$V_{CC}$ @ 4.5V, 5.5V	125 mV/ns

**Note:** All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to +125°C.

## DC Electrical Characteristics for 'ACTQ Family Devices

Symbol	Parameter	$V_{CC}$ (V)	74ACTQ		74ACTQ		Units	Conditions
			$T_A = +25^\circ\text{C}$		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			
			Typ	Guaranteed Limits				
$V_{IH}$	Minimum High Level Input Voltage	4.5	1.5	2.0	2.0		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		5.5	1.5	2.0	2.0			
$V_{IL}$	Maximum Low Level Input Voltage	4.5	1.5	0.8	0.8		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		5.5	1.5	0.8	0.8			
$V_{OH}$	Minimum High Level Output Voltage	4.5	4.49	4.4	4.4		V	$I_{OUT} = -50 \mu\text{A}$
		5.5	5.49	5.4	5.4			
		4.5		3.86	3.76		V	* $V_{IN} = V_{IL}$ or $V_{IH}$ -24 mA $I_{OH}$ -24 mA
		5.5		4.86	4.76			
$V_{OL}$	Maximum Low Level Output Voltage	4.5	0.001	0.1	0.1		V	$I_{OUT} = 50 \mu\text{A}$
		5.5	0.001	0.1	0.1			
		4.5		0.36	0.44		V	* $V_{IN} = V_{IL}$ or $V_{IH}$ 24 mA $I_{OL}$ 24 mA
		5.5		0.36	0.44			
$I_{IN}$	Maximum Input Leakage Current	5.5		$\pm 0.1$	$\pm 1.0$		$\mu\text{A}$	$V_I = V_{CC}, \text{GND}$
$I_{OZ}$	Maximum TRI-STATE Leakage Current	5.5		$\pm 0.5$	$\pm 5.0$		$\mu\text{A}$	$V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, \text{GND}$
$I_{CCT}$	Maximum $I_{CC}$ /Input	5.5	0.6		1.5		mA	$V_I = V_{CC} - 2.1V$
$I_{OLD}$	†Minimum Dynamic Output Current	5.5			75		mA	$V_{OLD} = 1.65V \text{ Max}$
$I_{OHD}$		5.5			-75		mA	$V_{OHD} = 3.85V \text{ Min}$

\*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

## DC Electrical Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	74ACTQ		74ACTQ		Units	Conditions
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C			
			Typ	Guaranteed Limits				
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80.0		μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5			V	Figures 2-12, 13 (Notes 1, 2)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2			V	Figures 2-12, 13 (Notes 1, 2)
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.0			V	(Notes 1, 3)
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8			V	(Notes 1, 3)

**Note 1:** Plastic DIP package.

**Note 2:** Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

**Note 3:** Max number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>). f = 1 MHz.

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACTQ			74ACTQ		Units
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	5.0	2.5	6.2	9.5	2.0	10.0	ns
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	5.0	2.5	6.7	9.5	2.0	10.0	ns
t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	2.5	7.1	9.0	2.0	10.0	ns
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	2.5	6.9	9.0	2.0	10.0	ns
t <sub>PLH</sub>	Propagation Delay PRE to O <sub>n</sub>	5.0	2.5	7.3	10.0	2.0	11.0	ns
t <sub>PHL</sub>	Propagation Delay CLR to O <sub>n</sub>	5.0	2.5	7.2	11.0	2.0	12.0	ns
t <sub>PZH</sub>	Output Enable Time OE to O <sub>n</sub>	5.0	2.5	7.2	9.5	2.0	10.5	ns
t <sub>PZL</sub>	Output Enable Time OE to O <sub>n</sub>	5.0	2.5	7.5	9.5	2.0	10.5	ns
t <sub>PHZ</sub>	Output Disable Time OE to O <sub>n</sub>	5.0	1.5	5.0	8.0	1.0	8.5	ns
t <sub>PLZ</sub>	Output Disable Time OE to O <sub>n</sub>	5.0	1.5	5.1	8.0	1.0	8.5	ns
t <sub>PHL</sub>	Propagation Delay PRE to O <sub>n</sub>	5.0	2.5	6.7	10.0	2.0	11.0	ns
t <sub>PLH</sub>	Propagation Delay CLR to O <sub>n</sub>	5.0	2.5	7.3	11.0	2.0	12.0	ns
t <sub>OSLH</sub> , t <sub>OSHL</sub>	Output to Output Skew** D <sub>n</sub> to O <sub>n</sub>	5.0		0.5	1.5		1.5	ns

\*Voltage Range 5.0 is 5.0V ±0.5V.

\*\*Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design. Not tested.

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACTQ		Units		
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	
			Typ	Guaranteed Minimum			
t <sub>S</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to LE	5.0		3.0	3.0	ns	
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	5.0		1.5	1.5	ns	
t <sub>w</sub>	LE Pulse Width, HIGH	5.0		4.0	4.0	ns	
t <sub>w</sub>	$\overline{\text{PRE}}$ Pulse Width, LOW	5.0		4.0	4.0	ns	
t <sub>w</sub>	$\overline{\text{CLR}}$ Pulse Width, LOW	5.0		4.0	4.0	ns	
t <sub>rec</sub>	$\overline{\text{PRE}}$ Recovery Time	5.0		2.0	2.0	ns	
t <sub>rec</sub>	$\overline{\text{CLR}}$ Recovery Time	5.0		2.0	2.0	ns	

\*Voltage Range 5.0 is 5.0V ± 0.5V.

## Capacitance

Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	52	pF	V <sub>CC</sub> = 5.0V

## FACT Noise Characteristics


The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

### Equipment:

Hewlett Packard Model 8180A Word Generator  
PC-163A Test Fixture  
Tektronics Model 7854 Oscilloscope

### Procedure:

1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω.
2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
3. Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
4. Set  $V_{CC}$  to 5.0V.
5. Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.



**FIGURE 8. Quiet Output Noise Voltage Waveforms**

**Note A:**  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference.

**Note B:** Input pulses have the following characteristics:  $f = 1$  MHz,  $t_r = 3$  ns,  $t_f = 3$  ns, skew < 150 ps.


6. Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

### $V_{OLP}/V_{OLV}$ and $V_{OHP}/V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure  $V_{OLP}$  and  $V_{OLV}$  on the quiet output during the HL transition. Measure  $V_{OHP}$  and  $V_{OHV}$  on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

### $V_{ILD}$ and $V_{IHD}$ :


- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level,  $V_{IL}$ , until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds  $V_{IL}$  limits, or on output HIGH levels that exceed  $V_{IH}$  limits. The input LOW voltage level at which oscillation occurs is defined as  $V_{ILD}$ .
- Next increase the input HIGH voltage level on the word generator,  $V_{IH}$  until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds  $V_{IL}$  limits, or on output HIGH levels that exceed  $V_{IH}$  limits. The input HIGH voltage level at which oscillation occurs is defined as  $V_{IHD}$ .
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.




**FIGURE 9. Simultaneous Switching Test Circuit**

## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




## Physical Dimensions inches (millimeters)



24-Lead Small Outline Integrated Circuit (S)  
NS Package Number M24B

M24B (REV F)

**Physical Dimensions** inches (millimeters) (Continued)



**24-Lead Slim (0.300" Wide) Plastic Dual-In-Line Package (SP)  
NS Package Number N24C**

N24C (REV F)

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Tel: 1(800) 272-9959  
TWX: (910) 339-9240

**National Semiconductor GmbH**  
Livry-Gargan-Str. 10  
D-82256 Fürstenfeldbruck  
Germany  
Tel: (81-41) 35-0  
Telex: 527649  
Fax: (81-41) 35-1

**National Semiconductor Japan Ltd.**  
Sumitomo Chemical  
Engineering Center  
Bldg. 7F  
1-7-1, Nakase, Mihama-Ku  
Chiba-City,  
Chiba Prefecture 261  
Tel: (043) 299-2300  
Fax: (043) 299-2500

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semicondutores Do Brazil Ltda.**  
Rue Deputado Lacorda Franco  
120-3A  
Sao Paulo-SP  
Brazil 05418-000  
Tel: (55-11) 212-5066  
Telex: 391-1131931 NSBR BR  
Fax: (55-11) 212-1181

**National Semiconductor (Australia) Pty. Ltd.**  
Building 16  
Business Park Drive  
Monash Business Park  
Nottingham, Melbourne  
Victoria 3168 Australia  
Tel: (3) 558-9999  
Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.