

Latched 8/16 Channel Analog Multiplexers

ADG526A/ADG527A

FEATURES


44V Supply Maximum Rating
Vss to VDD Analog Signal Range
Single/Dual Supply Specifications
Wide Supply Ranges (10.8V to 16.5V)
Microprocessor Compatible (100ns WR Pulse)
Extended Plastic Temperature Range
(-40°C to +85°C)
Low Leakage (20pA typ)
Low Power Dissipation (28mW max)
Available in DIP, SOIC, PLCC and LCCC Packages
Superior Alternative to:
DG526
DG527


GENERAL DESCRIPTION

The ADG526A and ADG527A are CMOS monolithic analog multiplexers with 16 channels and dual 8 channels respectively. On-chip latches facilitate microprocessor interfacing. The ADG526A switches one of 16 inputs to a common output depending on the state of four binary addresses and an enable input. The ADG527A switches one of 8 differential inputs to a common differential output depending on the state of three binary addresses and an enable input. Both devices have TTL and 5V CMOS logic compatible digital inputs.

The ADG526A and ADG527A are designed on an enhanced LC^2MOS process which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8V to 16.5V single or dual supply range. These multiplexers also feature high switching speeds and low R_{ON} .

FUNCTIONAL BLOCK DIAGRAMS





CMOS

PRODUCT HIGHLIGHTS

- Single/Dual Supply Specifications with a Wide Tolerance: The devices are specified in the 10.8V to 16.5V range for both single and dual supplies.
- 2. Easily Interfaced:

The ADG526A and ADG527A can be easily interfaced with microprocessors. The \overline{WR} signal latches the state of the Address control lines and the Enable line. The \overline{RS} signal clears both the address and enable data in the latches resulting in no output (all switches off). \overline{RS} can be tied to the microprocessor reset pin.

3. Extended Signal Range:

The enhanced LC²MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD} .

- 4. Break-Before-Make Switching:
 Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
- 5. Low Leakage:

Leakage currents in the range of 20pA make these multiplexers suitable for high precision circuits.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-6577

Telex: 924491 Cable: ANALOG NORWOODMASS

ADG526A/ADG527A — SPECIFICATIONS Dual Supply ($v_{op} = +10.8V$ to +16.5V, $v_{ss} = -10.8V$ to -16.5V unless otherwise noted.)

	ADG ADG K Ver	527A	AD	G526A G527A ersion	ADO	G526A G527A ersion		
Parameter	3500	-40°C to +85°C	1.3500	-40°C to +85°C	3590	−55°C to +125°C	Units	Comments
ANALOG SWITCH	+25°C	+63 C	+23 C	+03 C	+23 C	T 123 C	Onits	Comments
Analog Signal Range	V _{SS} V _{DD}	V_{SS} V_{DD}	$egin{array}{c} V_{SS} \ V_{DD} \end{array}$	$egin{array}{c} V_{SS} \ V_{DD} \end{array}$	V _{ss} V _{DD}	V _{ss} V _{DD}	V min V max	
R _{ON}	280 450 300	600 400	280 450 300	600 400	280 450	600	Ω typ Ω max Ω max	$-10V \le V_S \le +10V$, $I_{DS} = 1 \text{mA}$; Test Circuit $V_{DD} = 15V(\pm 10\%)$, $V_{SS} = -15V(\pm 10\%)$
R _{ON} Drift R _{ON} Match	0.6 5		0.6 5		300 0.6 5	400	Ω max %/°C typ % typ	$\begin{split} V_{\rm DD} &= 15 V(\pm 5\%), V_{\rm SS} = -15 V(\pm 5\%) \\ &- 10 V \leqslant V_{\rm S} \leqslant +10 V, I_{\rm DS} = 1 \text{mA} \\ &- 10 V \leqslant V_{\rm S} \leqslant +10 V, I_{\rm DS} = 1 \text{mA} \end{split}$
I _S (OFF), Off Input Leakage	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 2
I _D (OFF), Off Output Leakage ADG526A ADG527A	0.04 1 1	200 100	0.04 1 1	200 100	0.04 1 1	200 100	nA typ nA max nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 3
I _D (ON), On Channel Leakage ADG526A ADG527A I _{DIFE} , Differential Off Output	0.04 1 1	200 100	0.04 1 1	200 100	0.04 1 1	200 100	nA typ nA max nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 4
Leakage (ADG527A only)		25		25		25	nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 5
DIGITAL CONTROL V _{INH} , Input High Voltage V _{INL} , Input Low Voltage I _{INL} or I _{INH} C _{IN} Digital Input Capacitance	8	2.4 0.8 1	8	2.4 0.8 1	8	2.4 0.8 1	V min V max μA max pF max	$V_{IN} = 0$ to V_{DD}
DYNAMIC CHARACTERISTICS ¹			200		200			111 - 101/ 1/2 - 101/ T - C' - '-C
^t transition	200 300	400	200 300	400	200 300	400	ns typ ns max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 6
topen	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7
$t_{ON}(EN, \overline{WR})$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuits 8 and 9
$t_{OFF}(EN, \overline{RS})$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuits 8 and 10
t _W Write Pulse Width t _S Address, Enable Setup Time t _H Address, Enable Hold Time t _{RS} Reset Pulse Width	100	120 100 10 100	100	120 100 10 100	100	130 100 10 100	ns min ns min ns min ns min	See Figure 1 See Figure 1 See Figure 1 See Figure 2
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8V, R_L = 1k\Omega, C_L = 15pF,$ $V_S = 7V \text{ rms}, f = 100kHz$
$C_S(OFF)$ $C_D(OFF)$	5	:	5		5		pF typ	$V_{EN} = 0.8V$
ADG526A ADG527A	44 22		44 22		44 22		pF typ pF typ	$V_{EN} = 0.8V$
Q _{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 11
POWER SUPPLY I _{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
I_{SS}	20	0.2	20 .	0.2	20	0.2	μA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
Power Dissipation	10	28	10	28	10	28	mW typ mW max	

NOTE

Sample tested at + 25°C to ensure compliance.

Specifications subject to change without notice.

Single Supply ($v_{nn} = +10.8V$ to +16.5V, $v_{ss} = GND = 0V$ unless otherwise noted.)

	ADG526A ADG527A K Version		ADG526A ADG527A B Version		ADG526A ADG527A T Version			
Parameter	+ 25°C	-40°C to +85°C	+25℃	-40°C to +85°C	+ 25°C	−55°C to +125°C	Units	Comments
ANALOG SWITCH			ŀ		!			
Analog Signal Range	V_{ss}	V_{SS}	Vss	V_{SS}	Vss	V_{SS}	V min	
	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V max	
R _{ON}	500		500		500		Ωtyp	$0V \le V_S \le +10V$, $I_{DS} = 0.5$ mA; Test Circuit
	700	1000	700	1000	700	1000	Ωmax	OTT
R _{ON} Drift	0.6		0.6		0.6		%/°C typ	$0V \le V_S \le +10V$, $I_{DS} = 0.5 \text{mA}$
R _{ON} Match	5		5		5		% typ	$0V \leqslant V_{S} \leqslant +10V, I_{DS} = 0.5 \text{mA}$
I _S (OFF), Off Input Leakage	0.02 1	50	0.02	50	0.02	50	nA typ nA max	V1 = +10V/0V, V2 = 0V/ + 10V; Test Circuit 2
	1	20		50		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		V1 = +10V/0V, V2 = 0V/+10V;
I _D (OFF), Off Output Leakage	0.04	200	0.04	200	0.04	200	nA typ nA max	$V_1 = + 10 V/6 V, V_2 = 0 V / + 10 V,$ Test Circuit 3
ADG526A	1	200	1 1	200 100	1	100	nA max	1 est Circuit 5
ADG527A	1	100		100		100	1	
I _D (ON), On Channel Leakage	0.04		0.04		0.04	***	nA typ	V1 = +10V/0V, V2 = 0V/ + 10V;
ADG526A	1	200	1	200	1	200	nA max	Test Circuit 4
ADG527A	1	100	1	100	1	100	nA max	V1 = +10V/0V, V2 = 0V/+10V;
I _{DIFF} , Differential Off Output		25		25		25	- A	Test Circuit 5
Leakage (ADG527A only)		25		25			nA max	1 est Circuit 5
DIGITAL CONTROL						• •		
V _{INH} , Input High Voltage		2.4		2.4		2.4	V min	
VINL, Input Low Voltage		0.8		0.8		0.8	V max	37 -04-37
I _{INL} or I _{INH}	١,	1	,	1		1	μA max pF max	$V_{IN} = 0 \text{ to } V_{DD}$
C _{IN} Digital Input Capacitance	8		8		8		pr max	
DYNAMIC CHARACTERISTICS ¹					200			V1 = +10V/0V, V2 = 0V/+10V;
^t transition	300	(00	300	(00	300 450	600	ns typ ns max	Test Circuit 6
	450	600	450	600	l	000	ļ	
topen	50		50		50		ns typ	Test Circuit 7
	25	10	25	10	25	10	ns min	
$t_{ON}(EN, \overline{WR})$	250		250		250		ns typ	Test Circuits 8 and 9
	450	600	450	600	450	600	ns max	
$t_{OFF}(EN, \overline{RS})$	250		250		250		nstyp	Test Circuits 8 and 10
OFF (2.13.10)	450	600	450	600	450	600	ns max	
tw Write Pulse Width	100	120	100	120	100	130	ns min	See Figure 1
ts Address, Enable Setup Time	i	100		100		100	ns min	See Figure 1
tH Address, Enable Hold Time		10		10		10	ns min	See Figure 1
t _{RS} Reset Pulse Width		100		100	1	100	ns min	See Figure 2
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8V, R_L = 1k\Omega, C_L = 15pF,$ $V_S = 3.5V \text{ rms}, f = 100kHz$
C (OFF)					5		pF typ	$V_{EN} = 0.8V$
C _S (OFF)	5		5		,		pr typ	4 EN — 0.0 4
C _D (OFF)	44		44		44		pF typ	$V_{EN} = 0.8V$
ADG526A ADG527A	22		22		22		pF typ	
Q _{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega, V_S = 0V$; Test Circuit 11
	<u> </u>		 		-			
POWER SUPPLY	0.6		0.6		0.6		mA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
I_{DD}	"."	1.5	0.0	1.5	3.3	1.5	mA max	- 114 - 1141
	l	1.5	١.,	***	1,		mW typ	
Power Dissipation	11	25	11	25	11	25	mW typ mW max	

NOTE 1Sample tested at +25°C to ensure compliance.

Specifications subject to change without notice.

TIMING DIAGRAMS




Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while \overline{WR} is held low, the latches are transparent and the switches respond to the address and enable inputs. This input data is latched on the rising edge of \overline{WR} .




Figure 2 shows the Reset Pulse Width, t_{RS} , and Reset Turn-off Time, t_{OFF} (\overline{RS}).

Note: All digital input signals rise and fall times measured from 10% to 90% of 3V. $t_R = t_F = 20$ ns.

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

V_{DD} to V_{SS}	V
V _{DD} to GND	V
V_{SS} to GND	V
Analog Inputs ¹	
Voltage at S, D V_{SS} -2V t	o
$V_{DD} + 2V_{C}$	r
20mA, Whichever Occurs Firs	st
Continuous Current, S or D 20m/	A
Pulsed Current S or D	
1ms Duration, 10% Duty Cycle 40m/	4
Digital Inputs ¹	
Voltage at A, EN, \overline{WR} , \overline{RS} V_{SS} –4V t	o
$V_{DD} + 4V_{C}$	
20mA, Whichever Occurs Firs	st
Power Dissipation (Any Package)	
Up to +75°C	V

Derates above +75°C by

Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10sec) +300°C

NOTE

 1 Overvoltage at A, EN, \overline{WR} , \overline{RS} , S or D will be clamped by diodes. Current should be limited to the maximum rating above.

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

. . 6mW/°C



ORDERING GUIDE

Model ¹	Temperature Range	Package Option ²
ADG526AKN	- 40°C to + 85°C	N-28
ADG526AKR	- 40°C to + 85°C	R-28
ADG526AKP	- 40°C to + 85°C	P-28A
ADG526ABQ	- 40°C to + 85°C	Q-28
ADG526ATQ ³	- 55°C to + 125°C	Q-28
ADG526ATE ³	- 55°C to + 125°C	E-28A
ADG527AKN	-40°C to +85°C	N-28
ADG527AKR	-40°C to +85°C	R-28
ADG527AKP	-40°C to +85°C	P-28A
ADG527ABQ	-40°C to +85°C	Q-28
ADG527ATQ ³	-55°C to +125°C	Q-28
ADG527ATE ³	-55°C to +125°C	E-28A

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. See Analog Devices Military Products Databook (1990) for military data.

²E = Leadless Ceramic Chip Carrier; N = Narrow Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = 0.3" Small Outline IC (SOIC).

³Standard Military Drawing (SMD) assigned by DESC. SMD numbers are

5962-89710013X (ADG526ATE/883B) 5962-8971001XX (ADG526ATQ/883B)

5962-89710023X (ADG527ATE/883B) 5962-8971002XX (ADG527ATQ/883B)

Retains Previous Switch Condition

NONE (Address and Enable

ON SWITCH PAIR

Latches Cleared)

NONE

4

6

ADG527A

TRUTH TABLES

A3	A2	Al	A0	EN	WR	RS	ON SWITCH
X	X	Х	X	Х	4	1	Retains Previous Switch Condition
X	X	Х	X	X	X	0	NONE (Address and Enable
			İ				Latches Cleared)
X	X	X	X	0	0	1	NONE
0	0	0	0	1	0	1	1
0	0	0	1	1	0	1	2
0	0	1	0	1	0	1	3
0	0	1	1	1	0	1	4
0	1	0	0	1	0	1	5
0	1	0	1	1	0	1	6
0	1	1	0	1	0	1	7
0	1	1	1	1	0	1	8
1	0	0	0	l i	0	1	9
1 1	0	0	1	1	0	1	10
1	0	1	0	1	0	1	11
1	0	1	1	1	0	1	12
1	1	0	0	1	0	1	13
1	1	0	1	1	0	1	14
1	1	1	0	1	0	1	15
1	1	1	1	1	0 1	1	16

on't Care

0 0

0 1

A2 Al A0 EN

X

X X X X

X х

0

0 0 1

0

0

X X

WR RS

5

Х 0

0

0

0

0

0

0

X

0


X O

0

ADG526A

X = Don't Care

PIN CONFIGURATIONS



NC 14

NC = NO CONNECT


NC = NO CONNECT

15 A2


ADG526A/ADG527A

Typical Performance Characteristics


The multiplexers are guaranteed functional with reduced single or dual supplies down to 4.5V.



 R_{ON} as a Function of $V_D(V_S)$: Dual Supply Voltage, $T_A = +25^{\circ}C$




Leakage Current as a Function of Temperature (Note: Leakage Currents Reduce as the Supply Voltages Reduce)




 $t_{TRANSITION}$ vs. Supply Voltage: Dual and Single Supplies, $T_A = +25^{\circ}C$ (Note: For Von and $|Voo| < 10V \cdot V1 = Voo /Voo$


(Note: For V_{DD} and $|V_{SS}| < 10V$; $V1 = V_{DD}/V_{SS}$, $V2 = V_{SS}/V_{DD}$. See Test Circuit 6)



 R_{ON} as a Function of $V_D(V_S)$: Single Supply Voltage, $T_A = +25^{\circ}C$




Trigger Levels vs. Power Supply Voltage, Dual or Single Supply, $T_A = +25^{\circ}C$




 I_{DD} vs. Supply Voltage: Dual or Single Supply, $T_A = +25^{\circ}C$

Test Circuits — ADG526A/ADG527A


TEST CIRCUIT 1 RON




TEST CIRCUIT 2 Is (OFF)




TEST CIRCUIT 3 ID (OFF)




TEST CIRCUIT 4 ID (ON)




TEST CIRCUIT 5 IDIFF




TEST CIRCUIT 6 SWITCHING TIME OF MULTIPLEXER, t_{transition}




TEST CIRCUIT 7 BREAK-BEFORE-MAKE DELAY, topen




TEST CIRCUIT 8 ENABLE DELAY, t_{ON}(EN), t_{OFF}(EN)




TEST CIRCUIT 9 WRITE TURN-ON TIME, $t_{ON}(\overline{WR})$



TEST CIRCUIT 10 RESET TURN-OFF TIME, $t_{OFF}(\overline{RS})$



TEST CIRCUIT 11 CHARGE INJECTION




TERMINOL	OGY	$t_{OFF}(EN)$	Delay time between the 50% and 10% points of				
R _{ON} Match R _{ON} Drift I _S (OFF)	Ohmic resistance between terminals D and S Difference between the R _{ON} of any two channels Change in R _{ON} versus temperature Source terminal leakage current when the switch is off	[†] TRANSITION	the digital input and switch "OFF" condition Delay time between the 50% and 90% points of the digital inputs and switch "ON" condition when switching from one address state to another				
I_D (OFF)	Drain terminal leakage current when the switch is off Leakage current that flows from the closed switch into the body	t _{OPEN}	"OFF" time measured between 50% points of both switches when switching from one address				
$I_D(ON)$		V_{INIL}	state to another Maximum input voltage for Logic "0"				
$V_S(V_D)$ $C_S(OFF)$	Analog voltage on terminal S or D	V _{INH} I _{INI.} (I _{INH})	Minimum input voltage for Logic "1" Input current of the digital input				
C _S (OFF) C _D (OFF) C _{IN} t _{ON} (EN)	Channel input capacitance for "OFF" condition Channel output capacitance for "OFF" condition Digital input capacitance Delay time between the 50% and 90% points of the digital input and switch "ON" condition	V _{DD} V _{SS} I _{DD} I _{SS}	Most positive voltage supply				
			Most negative voltage supply Positive supply current				
			Negative supply current				


MECHANICAL INFORMATION OUTLINE DIMENSIONS


Dimension shown in inches and (mm).


28-Pin Plastic DIP (Suffix N)




28-Pin Cerdip (Suffix Q)








28-Pin SOIC (R) Package



28-Terminal Plastic Leaded Chip Carrier (Suffix P)



Package/Price Information

Latchable 16-Channel Multiplexer (Latched ADG506A)

Model	Status	Package Description	Pin Count	Temperature Range	Price* (100-499)
5962-89710013X	PRODUCTION	CER. LEADLESS CHIP CARRIER	28	MILITARY	\$54.75
5962-8971001XX	PRODUCTION	CERDIP GLASS SEAL	28	MILITARY	\$30.01
ADG526ABCHIPS	PRODUCTION	CHIPS/DIE SALES	28	COMMERCIAL	\$9.67
ADG526ABQ	PRODUCTION	CERDIP GLASS SEAL	28	COMMERCIAL	-
ADG526AKN	PRODUCTION	PLASTIC/EPOXY DIP	28	COMMERCIAL	\$6.32
ADG526AKP	PRODUCTION	PLASTIC LEAD CHIP CARRIER	28	COMMERCIAL	\$6.64
ADG526AKP-REEL	PRODUCTION	PLASTIC LEAD CHIP CARRIER	28	COMMERCIAL	-
ADG526AKR	PRODUCTION	STD S.O. PKG (SOIC)	28	COMMERCIAL	\$6.32
ADG526AKR-REEL	PRODUCTION	STD S.O. PKG (SOIC)	28	COMMERCIAL	-
ADG526ATCHIPS	PRODUCTION	CHIPS/DIE SALES	28	COMMERCIAL	\$12.58
ADG526ATE	PRE-RELEASE	CER. LEADLESS CHIP CARRIER	28	MILITARY	-
ADG526ATQ	PRODUCTION	CERDIP GLASS SEAL	28	MILITARY	\$19.74

^{*} This price is provided for budgetary purposes as recommended list price in U.S. Dollars per unit in the stated volume. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing. View Pricing and Availability for further information.

Package/Price Information

Latchable Differential 8 Channel Multiplexer (Latched ADG507A)

Model	Status	Package Description	Pin Count	Temperature Range	Price* (100-499)
5962-89710023X	PRODUCTION	CER. LEADLESS CHIP CARRIER	28	MILITARY	\$52.64
5962-8971002XX	PRODUCTION	CERDIP GLASS SEAL	28	MILITARY	\$28.86
ADG527ABCHIPS	PRODUCTION	CHIPS/DIE SALES	28	COMMERCIAL	\$9.30
ADG527ABQ	PRE-RELEASE	CERDIP GLASS SEAL	28	COMMERCIAL	\$17.07
ADG527AKN	PRODUCTION	PLASTIC/EPOXY DIP	28	COMMERCIAL	-
ADG527AKP	PRODUCTION	PLASTIC LEAD CHIP CARRIER	28	COMMERCIAL	-
ADG527AKR	PRODUCTION	STD S.O. PKG (SOIC)	28	COMMERCIAL	\$6.08
ADG527ATCHIPS	PRODUCTION	CHIPS/DIE SALES	28	COMMERCIAL	\$12.10

^{*} This price is provided for budgetary purposes as recommended list price in U.S. Dollars per unit in the stated volume. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing. View Pricing and Availability for further information.