

2R IC for Optical Fiber Communication Receiver

Description

The CXB1563Q achieves the 2R optical-fiber communication receiver functions (Reshaping and Regenerating) on a single chip. This IC is also equipped with the signal interruption alarm output function, which is used to discriminate the existence of data input.

Features

- Auto-offset canceler circuit
- Signal interruption alarm output
- 2-level switching function of identification maximum voltage amplitude for alarm block
- Single 5V power supply

Applications

- SONET/SDH : 622.08Mb/s
- Fiber channel : 531.25Mb/s

Absolute Maximum Ratings

• Supply voltage	$V_{CC} - V_{EE}$	-0.3 to +7.0	V
• Storage temperature	T_{stg}	-65 to +150	°C
• Input voltage difference : $ V_D - \bar{V}_D $	V_{dif}	0.0 to +2.5	V
• SW input voltage	V_i	V_{EE} to V_{CC}	V
• Output current (Continuous)	I_o	0 to 50	mA
(Surge current)		0 to 100	mA


Recommended Operating Conditions

• Supply voltage	$V_{CC} - V_{EE}$	5.0±0.5	V
• Termination voltage (for data/alarm)	$V_{CC} - V_{T1}$	1.8 to 2.2	V
• Termination voltage (for alarm 2)	V_{T2}	V_{EE}	V
• Termination resistance (for data/alarm)	R_{T1}	45 to 55	Ω
• Termination resistance (for alarm 2)	R_{T2}	460 to 560	Ω
• Operating temperature	T_a	-40 to +85	°C

Structure


Bipolar silicon monolithic IC

32 pin QFP (Plastic)






Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration



Pin Description

Pin No.	Symbol	Typical pin voltage (V)		Equivalent circuit	Description
		DC	AC		
1,2	VccA	0V			Positive power supply for analog block.
3	VEE1	-5V			Generates the default voltage between UP and DOWN. The voltage (8.0mV for input conversion) can be generated between UP and DOWN (Pins 30 and 31) as alarm setting level by connecting this pin to VEEA.
4	SW	0V (OPEN) or -5V			Switches the identification maximum voltage amplitude. High voltage when open; the identification maximum voltage amplitude becomes 50mVp-p. Low voltage when connecting this pin to VEE; the amplitude becomes 20mVp-p.
5	D	-1.3V	-0.9V to -1.7V		Limiting amplifier block input. Be sure to make this input with AC coupled.
6	\bar{D}	-1.3V	-0.9V to -1.7V		Positive power supply for analog block.
7	VccA	0V			Pins 8 and 11 connect a capacitor which determines the cut-off frequency for feedback block, and 1kΩ is connected between Pins 8 and 9; 2kΩ between Pins 10 and 11. A resistor which is to be inserted in parallel with a capacitor can be selected 5 ways by external wiring, and DC feedback can be varied.
8	CAP1	-1.8V			
9	R1K				
10	R2K				
11	$\overline{CAP1}$	-1.8V			

Pin No.	Symbol	Typical pin voltage (V)		Equivalent circuit	Description
		DC	AC		
12	V _{EEA}	-5V			Negative power supply for analog block.
13	V _{CCA}	0V			Positive power supply for analog block.
14	V _{EED}	-5V			Negative power supply for digital block.
15	V _{CCD}	0V			Positive power supply for digital block.
16	TM	-3.4V			Chip temperature monitor.
17	N.C				No connected.
18	\bar{Q}		-0.9V to -1.7V		Data signal output. Terminate this pin in 50Ω at V _{TT} = -2V.
19	Q		-0.9V to -1.7V		
20	V _{CCDA}	0V			Positive power supply for output buffer.
21	SD		-0.9V to -1.7V		Alarm signal output. Terminate this pin in 50Ω at V _{TT} = -2V.
22	\bar{SD}		-0.9V to -1.7V		
23	V _{CCDA}	0V			Positive power supply for digital block.
24	V _{CCD}	0V			Positive power supply for digital block.
25	N.C				No connected.
26	N.C				
27	N.C				

Pin No.	Symbol	Typical pin voltage (V)		Equivalent circuit	Description
		DC	AC		
28	CAP3	-1.8V			<p>Connects a peak hold circuit capacitor for alarm block. 470pF should be connected to VccA each.</p> <p>CAP2 pin → Peak hold capacitor connection for alarm level setting block.</p> <p>CAP3 pin → Peak hold capacitor connection for limiting amplifier signal.</p>
29	CAP2	-1.8V			
30	DOWN	-0.84V (for VEE1 = -5V)			<p>Connects a resistor for alarm level setting.</p> <p>Default voltage can be generated without an external resistor by shorting the VEE1 pin to VEEA.</p>
31	UP	-0.8V (for VEE1 = -5V)			
32	VccA	0V			Positive power supply for analog block.

Electrical Characteristics

• DC characteristics

(V_{CC} = GND, V_{EE} = -5V±10%, T_a = -40 to +85°C, V_{CC} = V_{CCD}, V_{CCDA}, V_{CCA} V_{EE} = V_{EEED}, V_{EEA})

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power supply	I _{EE}	R _{T1} = 50Ω, V _{T1} = -2V termination	-50	-37	-28	mA
Q/Q̄ SD/SD̄ High output voltage	V _{OH}	R _{T1} = 50Ω, V _{T1} = -2V termination, T _a = 0 to 85°C	-1025		-880	mV
Q/Q̄ SD/SD̄ Low output voltage	V _{OL}		-1810		-1620	
SD/SD̄ High output voltage 2	V _{OHb}	R _{T2} = 510Ω, V _{EE} termination, T _a = 0 to 85°C	-1075		-830	
SD/SD̄ Low output voltage 2	V _{OLb}		-1860		-1570	
SW High input voltage	V _{IH}		-1900		0	
SW Low input voltage	V _{IL}		V _{EE}		-2500	
SW High input current	I _{IH}				2	μA
SW Low input current	I _{IL}		-60			
D/D̄ input resistance	R _{in}		1125	1500	1875	Ω
Internal resistance 1 for alarm level setting	R _{a1}	Refer to Fig. 3.	745	993	1241	
Internal resistance 2 for alarm level setting	R _{a2A, B}	Refer to Fig. 3.	82.7	110.3	137.9	
Pare ratio of internal resistance 2 for alarm level setting	δR _{a2}	R _{a2A/Ra2B}	0.97		1.03	
Resistance between CAP1 and R1K	R3		745	993	1241	Ω
Resistance between CAP1 and R2K	R4		1489	1986	2482	

• AC characteristics

($V_{CC} = GND$, $V_{EE} = -5V \pm 10\%$, $T_a = -40$ to $+85^\circ C$, $V_{CC} = V_{CCD}$, V_{CCDA} , V_{CCA} $V_{EE} = V_{EED}$, V_{EEA})

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Maximum input voltage amplitude	V _{max}	Single-ended input	1600			mVp-p
Amplifier gain (in Limiting Amplifier)	G _v		40			dB
Identification maximum voltage amplitude of alarm level	V _{minA1}	SW pad: Low, single-ended input	20			mVp-p
	V _{minA2}	SW pad: Open High, single-ended input	50			
Hysteresis width	ΔP		4	6	7	dB
SD response assert time	T _{as}	Low → High* ¹	0		100	μs
SD response deassert time	T _{das}	High → Low* ²	2.3		100	
SD response assert time for alarm level default	T _{asd}	Low → High* ³	0		100	
SD response deassert time for alarm level default	T _{dasd}	High → Low* ⁴	2.3		100	
Alarm setting level for default	V _{def}	UP/DOWN pins; Open, connect V _{EEL} to V _{EE} .	6.6	8.0	9.3	mV
Propagation delay time	T _{PD}	D to Q	0.4	1.0	1.6	ns
Q/ \bar{Q} rise time	T _{r_Q}	R _{T1} = 50Ω, V _{T1} = -2V termination, V _{EE} = -5V, T _a = 0 to 85°C 20% to 80%	250		450	ps
Q/ \bar{Q} fall time	T _{f_Q}		250		450	
SD/ \bar{SD} rise time	T _{r_SD}		0.45		1.6	ns
SD/ \bar{SD} fall time	T _{f_SD}		0.45		1.6	


*¹ V_{UP} – V_{DOWN} = 100mV, V_{in} = 100mVp-p (single ended), SW pin: High
Peak hold capacitance (CAP2, CAP3 pins) of 470pF; connect V_{EEL} to V_{EE}.

*² V_{UP} – V_{DOWN} = 100mV, V_{in} = 1Vp-p (single ended), SW pin: High
Peak hold capacitance (CAP2, CAP3 pins) of 470pF; connect V_{EEL} to V_{EE}.


*³ V_{in} = 50mVp-p (single ended), SW pin: Low
Peak hold capacitance (CAP2, CAP3 pins) of 470pF; connect V_{EEL} to V_{EE}.

*⁴ V_{in} = 1Vp-p (single ended), SW pin: Low
Peak hold capacitance (CAP2, CAP3 pins) of 470pF; connect V_{EEL} to V_{EE}.


DC Electrical Characteristics Measurement Circuit



AC Electrical Characteristics Measurement Circuit



Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Notes on Operation

1. Limiting amplifier block

The limiting amplifier block is equipped with the auto-offset canceler circuit. When external capacitors C1 and C2 are connected as shown in Fig. 1, the DC bias is set automatically in this block. External capacitor C1 and IC internal resistor R1 determine the low input cut-off frequency f2 as shown in Fig. 2. Similarly, external capacitor C2 and IC internal resistor R2 determine the high cut-off frequency f1 for DC bias feedback. Since peaking characteristics may occur in the low frequency area of the amplifier gain characteristics depending on the f1/f2 combination, set the C1 and C2 so as to avoid the occurrence of peaking characteristics. The target values of R1 and R2 and the typical values of C1 and C2 are as indicated below. When a single-ended input is used, provide AC grounding by connecting Pin 6 to a capacitor which has the same capacitance as capacitor C1.

R1 (internal): 1.5kΩ	} f2: 4.8kHz	R2 (internal): 10kΩ	} f1: 72Hz
C1 (external): 0.022μF		C2 (external): 0.22μF	

1kΩ is incorporated between Pins 8 and 9; 2kΩ between Pins 10 and 11. A resistance value which is to be inserted in parallel with a capacitor f2 can be selected 5 ways (∞, 3kΩ, 2kΩ, 1kΩ, 1k//2kΩ) by external wiring, and DC feedback can be varied.




Fig. 1




Fig. 2

2. Alarm block

In order to operate the alarm block, give the voltage difference between Pins 30 and 31 to set an alarm level and connect the peak hold capacitor C3 shown in Fig. 3.

This IC has two setting methods of alarm level; one is to connect V_{EE} to Pin 3 and leave Pins 30 and 31 open to set an alarm level default value (8mV for input conversion). The other is to connect Pin 3 to V_{EE} and set a desired alarm level using the external resistors R_{EX1} and R_{EX2} and R_{EX3} shown in Fig. 3.

Connect R_{EX1} between Pins 30 and 31, or between Pin 30 and V_{CC} when less alarm level is desired to be set than its default value; connect R_{EX2} between Pin 31 and V_{CC} potential when more alarm level is desired to be set than its default value. However, the Pin 31 voltage must be higher than that of Pin 30. Refer to Figs. 5, 8 to 13 for this alarm level setting.

This IC also features two-level setting of identification maximum voltage amplitude. The amplitude is set to 50mVp-p when Pin 4 is left open (High level) and it is set to 20mVp-p when Pin 4 is Low level. Therefore, noise margin can be increased by setting Pin 4 to Low level when small signal is input. The relation of input voltage and peak hold output voltage is shown in Fig. 6.

In the relation between the alarm setting level and hysteresis width, the hysteresis width is designed to maintain a constant gain (design target value: 6dB) as shown in Fig. 4. The C3 capacitance value should be set so as to obtain desired assert time and deassert time settings for the alarm signal.

The electrical characteristics for the SD response assert and deassert times are guaranteed only when the waveforms are input as shown in the timing chart of Fig. 7.

The typical values of R_{EX1} , R_{EX2} , R_{EX3} and C3 are as follows: (Approximately 10pF capacitor is built in Pins 28 and 29 each.)

R_{EX1} : 217 Ω (when the alarm level is set to 4mV for input conversion.)

R_{EX2} : 634 Ω (when the alarm level is set to 19mV for input conversion.)

R_{EX3} : 4k Ω (when the alarm level is set to 4mV for input conversion.)

C3 : 470pF

The table below shows the alarm logic.

Optical signal input state	SD	\overline{SD}
Signal input	High level	Low level
Signal interruption	Low level	High level




Fig. 3
- 12 -




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13

3. Others

Pay attention to handling this IC because its electrostatic discharge strength is weak.

Example of Representative Characteristics




Fig. 14




Fig. 15

Q Output Waveform





Fig. 16

Package Outline

Unit: mm




PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 / COPPER ALLOY
PACKAGE MASS	0.2g

SONY CODE	QFP-32P-L01
EIAJ CODE	P-QFP32-7x7-0.8
JEDEC CODE	

Kokubu Ass'y



PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 / COPPER ALLOY
PACKAGE MASS	0.2g

SONY CODE	QFP-32P-L01
EIAJ CODE	P-QFP32-7x7-0.8
JEDEC CODE	

LEAD PLATING SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi:1-4wt%
PLATING THICKNESS	5-18µm