

ARA2004

Address-Programmable Reverse Amplifier with Step Attenuator Data Sheet - Rev 2.2

FEATURES


- Low cost integrated amplifier with Step Attenuator
- Attenuation Range: 0 59 dB, adjustable in 1 dB increments via a 3-wire Serial Control
- Meets DOCSIS distortion requirements at a +60 dBmV output signal level
- · Low distortion and low noise
- Frequency range: 5 100 MHz
- 5 Volt Operation
- -40 to +85 °C temperature range
- RoHS Compliant Package Option

APPLICATIONS

- MCNS/DOCSIS Compliant Cable Modems
- · CATV Interactive Set-Top Box
- · Telephony over Cable Systems
- · OpenCable Set-Top Box
- · Residential Gateway

PRODUCT DESCRIPTION

The ARA2004 is designed to provide the reverse path amplification and output level control functions in a CATV Set-Top Box or Cable Modem. It incorporates a digitally controlled precision step attenuator that is preceded by an ultra-low noise amplifier stage, and followed by an ultra-linear output driver amplifier. This device uses a balanced circuit design that exceeds the MCNS/DOCSIS requirement for harmonic performance



at a +60 dBmV output level while only requiring a single polarity +5 V supply. Both the input and output are matched to 75 ohms with an appropriate transformer. The precision attenuator provides up to 58 dB of attenuation in 1 dB increments via a three-wire serial interface. With external passive components, this device meets IEC 1000-4-12 and ANSI/IEEE C62.41-1991 100KHz ringwave tests, as well as IEC1000-4-5 1.2/50 μ S surge tests. The ARA2004 is offered in a 28-pin SSOP package featuring a heat slug on the bottom of the package.




Figure 1: Functional Block Diagram for DOCSIS 3.0 Application




Figure 2: Functional Block Diagram




Figure 3: Pin Out

Table 1: Pin Description

PIN	NAME	DESCRIPTION	PIN	NAME	DESCRIPTION
1	GND	Ground	15	N/C	No Connection (1)
2	Vattn	Supply Attenuator	16	N/C	No Connection (1)
3	ATT _{IN} (+)	Attenuator (+) Input (2)	17	N/C	No Connection ⁽¹⁾
4	A1out (+)	Amplifier A1 (+) Output	18	GNDсмоs	Ground for Digital CMOS Circuit
5	A1n (+)	Amplifier A1 (+) Input (2)	19	ATTout (-)	Attenuator (-) Output (2)
6	Vg1	Amplifier A1 (+/-) Control	20	A2 _N (-)	Amplifier A2 (-) Input (2)
7	lset1	Amplifier A1 (+/-) Current Adjust	21	А2оит (-)	Amplifier A2 (-) Output
8	A1n (-)	Amplifier A1 (-) Input (2)	22	ISET2	Amplifier A2 (+/-) Current Adjust
9	А1оит (-)	Amplifier A1 (-) Output	23	Vg2	Amplifier A2 (+/-) Control
10	ATT _N (-)	Attenuator (-) Input (2)	24	А2оит (+)	Amplfiier A2 (+) Output
11	Vcmos	Supply For Digital CMOS Circuit	25	A2 _N (+)	Amplifier A2 (+) Input (2)
12	CLK	Clock	26	ATTout (+)	Attenuator (+) Output (2)
13	DAT	Data	27	N/C	No Connection (1)
14	EN	Enable	28	GND	Ground

Notes:

⁽¹⁾ All N/C pins should be grounded.(2) Pins should be AC-coupled. No external DC bias should be applied.

ELECTRICAL CHARACTERISTICS

Table 2: Absolute Minimum and Maximum Ratings

PARAMETER	MIN	MAX	UNIT
Analog Supply (pins 2, 4, 9, 21, 24)	0	9	VDC
Digital Supply: VcMos (pin 11)	0	6	VDC
Amplifier Controls: Vg1, Vg2 (pins 6, 23)	-5	2	V
RF Power at Inputs (pins 5, 8)	1	+60	dBmV
Digital Interface (pins 12, 13, 14)	-0.5	Vcmos+0.5	V
Storage Temperature	-55	+200	°C
Soldering Temperature	-	260	°C
Soldering Time	-	5	Sec

Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability.

Notes

Table 3: Operating Ranges

PARAMETER	MIN	TYP	MAX	UNIT
Amplifier Supply: VDD (pins 4, 9, 21, 24)	4.5	5	7	VDC
Attenuator Supply: VATTN (pin 2)	VDD-0.5	5	7	VDC
Digital Supply: Vcmos (pin 11)	3.0	-	5.5	VDC
Digital Interface	0	-	VCMOS	V
Amplifier Controls Vg1, Vg1 (pins 6, 23)	-5	1	2	V
Case Temperature	-40	25	85	°C

The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications.

⁽¹⁾ Pins 3, 5, 8, 10, 19, 20, 25, 26 should be AC-coupled. No external DC bias should be applied.

⁽²⁾ Pins 7 and 22 should be grounded or pulled to ground through a resistor. No external DC bias

Table 4: DC Electrical Specifications

TA = 25 °C; V_{DD} , V_{ATTN} , V_{CMOS} = +5.0 VDC; Vg1, Vg2 = +1.0 \dot{V} (Tx enabled); Vg1, Vg2 = 0 \dot{V} (Tx disabled)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Amplifier A1 Current (pins 4, 9)	1 1	48 2.4	80 6	mA	Tx enabled Tx disabled
Amplifier A2 Current (pins 21, 24)	1 1	77 3.7	120 9	mA	Tx enabled Tx disabled
Attenuator Current (pin 2)	1	9	15	mA	
Total Power Consumption	1 1	0.67 75	1.08 150	w mW	Tx enabled Tx disabled
Thermal Resistance (θJC)	-	38	-	°C/W	

Table 5a: AC Electrical Specifications

TA = 25 °C; Vpp, Vattn, Vcmos = +5.0 VDC; Vq1, Vq2 = +1.0 V (Tx enabled); Vq1, Vq2 = 0 V (Tx disabled)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Gain (10 MHz)	27.5	29.3	30.5	dB	0 dB attenuation setting
Gain Flatness	1 1	0.75 1.5	1 1	dB	5 to 42 MHz 5 to 65 MHz
Gain Variation over Temperature	1	-0.006	1	dB/°C	
Attenuation Steps: 1 dB 2 dB 4 dB 8 dB 16 dB 32 dB	0.65 1.6 3.6 7.5 15.0 30.2	0.83 1.70 3.75 7.75 15.40 30.75	1.00 2.05 4.0 8.0 15.8 31.3	dB	Monotonic
Maximum Attenuation	58.6	60.3	-	dB	
2 nd Harmonic Distorion Level (10 MHz)	ı	-75	-53	dBc	+60 dBmV into 75 Ohms
3 rd Harmonic Distorion Level (10 MHz)	-	-60	-53	dBc	+60 dBmV into 75 Ohms
3rd Order Output Intercept	78	-	1	dBmV	
1 dB Gain Compression Point	-	68.5	1	dBmV	
Noise Figure	-	3.0	4.0	dB	Includes input balun loss

Note:

As measured in ANADIGICS test fixture.



Table 5b: AC Electrical Specifications (Continued) TA = 25 $^{\circ}$ C; VDD, VATTN, VCMOS = +5.0 VDC; Vg1, Vg2 = +1.0 V (Tx enabled); Vg1, Vg2 = 0 V (Tx disabled)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Output Noise Power Active / No Signal / Min. Atten. Set. Active / No Signal / Max. Atten. Set.		1 1	-38.5 -53.8	dBmV	Any 160 kHz bandwidth from 5 to 42 MHz
Isolation (45 MHz) in Tx disable mode	- 1	65	i	dB	Difference in output signal between Tx enable and Tx disable
Differential Input Impedance	-	300	ı	Ohms	between pins 5 and 8 (Tx enabled)
Input Impedance	-	75	ı	Ohms	with transformer (Tx enabled)
Input Return Loss (75 Ohm characteristic impedance)	-	-20 -5	-12 -	dB	Tx enabled Tx disabled
Differential Output Impedance	-	300	-	Ohms	between pins 21 and 24
Output Impedance	-	75	-	Ohms	with transformer
Output Return Loss (75 Ohm characteristic impedance)	-	-17 -15	-12 -10	dB	Tx enabled Tx disabled
Output Voltage Transient Tx enable / Tx disable	-	- 4	100 7	mVp-P	0 dB attenuator setting 24 dB attenuator setting

Note: As measured in ANADIGICS test fixture.




Figure 4: Test Circuit





Figure 6: Gain & Noise Figure vs Frequency → Gain **─** Noise Figure Gain (dB) Frequency (MHz)






Figure 9: Harmonic Distortion vs VDD




Figure 10: Harmonic Distortion vs VDD




Figure 11: Harmonic Distortion vs Temperature




Figure 12: Harmonic Distortion vs Power Out




Figure 13: Transients vs Attenuation Pout = 55 dBmV at 0 dB attenuation







Figure 14: Harmonic Performance over Frequency
Pout =+62 dBmV







LOGIC PROGRAMMING

Programming Instructions

The programming word is set through an 8 bit shift register via the data, clock and enable lines. The data is entered in order with the most significant bit (MSB) first and the least significant bit (LSB) last. The enable line must be low for the duration of the data entry, then

set high to latch the shift register. The rising edge of the clock pulse shifts each data value into the register. Software is Available from ANADIGICS Application Engineering to set the data bits through the serial cable on the ARA2004 evaluation board.

Table 6: Programming Register

DATA BIT	D ₇	D_{6}	D ₅	$D_{\scriptscriptstyle{4}}$	D_3	$D_{\scriptscriptstyle 2}$	D ₁	D _o
FUNCTION	P7	P6	P5	P4	P3	P2	P1	P0

Table 7: Data Description

VALUE	FUNCTION (1 = on, 0 = bypass)
P7	N/A
P6	N/A
P5	32 dB Atenuator Bit
P4	16 dB Attenuator Bit
P3	8 dB Attenuator Bit
P2	4 dB Attenuator Bit
P1	2 dB Attenuator Bit
P0	1 dB Attenuator Bit

Table 8: Digital Interface Specification

PARAMETER	MIN	TYP	MAX	UNIT
Logic High Input: Vн	2.0	-	-	V
Logic Low Input: VL	-	1	0.8	V
Logic Input Current Consumption	-	1	0.01	mA
Data to Clock Set Up Time: tcs	50	1	1	ns
Data to Clock Hold Time: tcн	10	1	1	ns
Clock Pulse Width High: tcwн	50	1	1	ns
Clock Pulse Width Low: tcwL	50	1	1	ns
Clock to Load Enable Setup Time: t _{ES}	50	1	1	ns
Load Enable Pulse Width: tew	50	1	1	ns
Rise Time: t _R	-	10	-	ns
Fall Time: t⊧	-	10	-	ns




Figure 17: Serial Data Input Timing

APPLICATION INFORMATION

Transmit Enable / Disable

The ARA2004 includes two amplification stages that each can be shut down through external control pins Vg1 and Vg2 (pins 6 and 23, respectively.) By applying a slightly positive bias of typically +1.0 Volts, the amplifier is enabled. In order to disable the amplifier, the control pin needs to be pulled to ground.

A practical way to implement the necessary control is to use bias resistor networks similar to those shown in the test circuit schematic (Figure 4.) Each network includes a resistor shunted to ground that serves as a pull-down to disable the amplifier when no control voltage is applied. When a positive voltage is applied, the network acts as a voltage divider that presents the required +1.0 Volts to enable the amplifier. By selecting different resistor values for the voltage divider, the network can accommodate different control voltage inputs.

The Vg1 and Vg2 pins may be connected together directly, and controlled through a single resistor network from a common control voltage.

Amplifier Bias Current

The ISET pins (7 and 22) set the bias current for the amplification stages. Grounding these pins results in the maximum possible current. By placing a resistor from the pin to ground, the current can be reduced. The recommended bias conditions use the configuration shown in the test circuit schematic in Figure 4.

Thermal Layout Considerations

The device package for the ARA2004 features a heat slug on the bottom of the package body. Use of the heat slug is an integral part of the device design. Soldering this slug to the ground plane of the PC board will ensure the lowest possible thermal resistance for the device, and will result in the longest MTF (mean time to failure.)

A PC board layout that optimizes the benefits of the heat slug is shown in Figure 18. The via holes located under the body of the device must be plated through to a ground plane layer of metal, in order to provide a sufficient heat sink. The recommended solder mask outline is shown in Figure 19.




Figure 18: PC Board Layout

Output Transformer

Matching the output of the ARA2004 to a 75 Ohm load is accomplished using a 2:1 turns ratio transformer. In addition to providing an impedance transformation, this transformer provides the bias to the output amplifier stage via the center tap.

The transformer also cancels even mode distortion products and common mode signals, such as the voltage transients that occur while enabling and disabling the amplifiers. As a result, care must be taken when selecting the transformer to be used at the output. It must be capable of handling the RF and DC power requirements without saturating the core,

and it must have adequate isolation and good phase and amplitude balance. It also must operate over the desired frequency and temperature range for the intended application.

ESD Sensitivity

Electrostatic discharges can cause permanent damage to this device. Electrostatic charges accumulate on test equipment and the human body, and can discharge without detection. Although the ARA2004 has some built-in ESD protection, proper precautions and handling are strongly recommended. Refer to the ANADIGICS application note on ESD precautions.





Figure 19: Solder Mask Outline



S _V ,	INC	HES	MILLIM	MILLIMETERS		
S _{YMBOL}	MIN.	MAX.	MIN.	MAX.	NOTE	
Α	0.058	0.068	1.47	1.73		
A1	0.000	0.004	0.00	0.10		
A2	0.054	0.060	1.37	1.52		
В	0,008	0.014	0,20	0,35	5	
С	0.007	0.012	0.18	0.30	5	
D	0.385	0.393	9.78	9.98	2	
Е	0.151	0.157	3,84	3.99	3	
е	0.025	BSC	0.64	4		
Н	0,228	0,244	5.79	6,20		
h	0.01	5x45°	0.38	x45°		
L	0.016	0.032	0.41	0.81		
LE	0.042	-	1.07	1		
۵	0*	8*	O*	8*		
S	0.105	0.135	2,67	3,43	6	
Т	0,045	0.075	1.41	1.91	6	

NOTES:

- 1. CONTROLLING DIMENSION: INCHES
- 2. DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006 [0.15mm] PER SIDE.
- 3. DIMENSION "E" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.010 [0.25mm] PER SIDE.
- 4. MAXIMUM LEAD TWIST/SKEW TO BE ±0.0035 [0.089mm].
- 5, LEAD WIDTH "B" AND THICKNESS "C" MAX, DIMENSION IS AFTER PLATING.
- 6. DIMENSIONS "S" AND "T" INDICATE EXPOSED SLUG AREA.

0-012

Figure 20: S12 Package Outline - 28 SSOP with Heat Slug

COMPONENT PACKAGING

Volume quantities for the ARA2000 are supplied on tape and reel. Each reel holds 3,500 pieces.




Figure 21: Reel Dimensions




Figure 22: Tape Dimensions

ARA2004

NOTES



NOTES



ARA2004

NOTES





ANADIGICS

141 Mount Bethel Road Warren, New Jersey 07059, U.S.A.

Tel: +1 (908) 668-5000 Fax: +1 (908) 668-5132

URL: http://www.anadigics.com

IMPORTANT NOTICE

ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a product's formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders.

WARNING

ANADIGICS products are not intended for use in life support appliances, devices or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.

