



Mosaic  
Semiconductor  
Inc.

## 256K x 8 CMOS Video RAM

MVM8256X-10/12/15

Issue 1.2 : January 1993

### ADVANCE PRODUCT INFORMATION

262,144 x 8 CMOS Video RAM

#### Features

RAM Access Times of 100,120,150 ns

SAM Access Times of 35,40,50 ns

VIL™ High Density Package

5 Volt Supply  $\pm 5\%$

512 Refresh Cycles (8ms)

Three Refresh Modes  $\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh

$\overline{\text{RAS}}$  Only Refresh and Hidden Refresh.


SAM Read/Write Access

Fast Page Mode Capability

Directly TTL Compatible


May be Processed to MIL-STD-883, non-compliant

#### Block Diagram



#### Pin Definition

Package Type - 'VX'



#### Pin Functions

- A0-8** Address Inputs
- D0-7** RAM Data Input/Output
- SI/O0-7** SAM Data Input/Output
- CAS** Column Address Strobe
- RAS** Row Address Strobe
- WE** Write Enable
- DT/OE** Data Transfer/Output Enable
- SC** Serial Clock
- SE** Serial Enable
- NC** No Connect
- V<sub>cc</sub> 1-2** Power (+5V)
- GND1-2** Ground

#### Package Details

Pin Count	Description	Package Type	Material	Pinout
40	100 mil Vertical-in-Line(VIL)	VX	Ceramic	ASIC

Package Dimensions and details on page 22.

VIL is a trademark of Mosaic Semiconductor Inc., Patent Number D316251

## Operation of RAM Port

### RAM Read Cycle

( $\overline{DT/OE}$  high,  $\overline{CAS}$  high, at the falling edge of  $\overline{RAS}$ )

At the falling edge of  $\overline{RAS}$  the row address is entered and at the falling edge of  $\overline{CAS}$  the column address is entered. When  $\overline{WE}$  is high,  $\overline{DT/OE}$  is low, and  $\overline{CAS}$  is low, data from the selected address is output onto the I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT/OE}$  and  $\overline{CAS}$  go high.  $t_{AA}$  and  $t_{RAD}$  timings are added to enable high speed page mode.

### RAM Write Cycle

( $\overline{DT/OE}$  high,  $\overline{CAS}$  high, at the falling edge of  $\overline{RAS}$ )

Normal Mode:

( $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

A write cycle is executed when  $\overline{CAS}$  and  $\overline{WE}$  are set low after  $\overline{RAS}$  is set low. Once all 4 I/Os are written,  $\overline{WE}$  should be high at the falling edge of  $\overline{RAS}$  to change to mask write mode.

An early write cycle occurs when  $\overline{WE}$  is set low before the falling edge of  $\overline{CAS}$ . At the  $\overline{CAS}$  falling edge, data is entered. I/O is in high impedance.

A delayed write cycle occurs when  $\overline{WE}$  is set low after the falling edge of  $\overline{CAS}$ . Data is input at the falling edge of  $\overline{WE}$ . Data should be entered when  $\overline{OE}$  is high because I/O does not become high impedance.

A read-modify-write cycle occurs when  $\overline{WE}$  is set low after the falling edge of  $\overline{CAS}$  and after  $t_{CWD}$  (min) and  $t_{AWD}$  (min). This cycle allows a write operation after a read operation in the same address cycle. To avoid I/O contention, data should be input after a read and  $\overline{OE}$  set high.

Mask Write Mode:

( $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ )

This cycle allows data to be written only to selected I/O. The I/O level (mask data) at the falling edge of  $\overline{RAS}$  determines whether or not I/O is written. The data is written in high I/O pins and masked in low I/O pins. Internal data is preserved and masked data is available during the  $\overline{RAS}$  cycle.

### High Speed Page Mode Cycle

( $\overline{DT/OE}$  high,  $\overline{CAS}$  high, at the falling edge of  $\overline{RAS}$ )

During this cycle, the device can read or write the data of the same row address by toggling  $\overline{CAS}$  with  $\overline{RAS}$  low. This page mode cycle time is one third of the random read/write cycle time. Because this device is based on a static column mode,  $t_{AA}$ ,  $t_{RAD}$ , and  $t_{ACP}$  have been added. 512-word memory cells can be accessed in one  $\overline{RAS}$  cycle. Access frequency must be specified within  $t_{RAS}$  max.

### Transfer Cycles

The data transfer cycles available in this device are the read transfer, the pseudo transfer, and the write transfer cycles. They are enabled by driving  $\overline{DT/OE}$  low after the falling edge of  $\overline{RAS}$ . These cycles can determine the first SAM address to access after transferring at the column address.  $\overline{CAS}$  does not need to be set and the SAM start address can be latched internally, as long as this SAM address is not changed.

### Read Transfer Cycle

( $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WE}$  high, at the falling edge of  $\overline{RAS}$ )

During this cycle, the row address data is transferred synchronously at the rising edge of  $\overline{DT/OE}$ . After this point, the new address data outputs from the SAM start address determined by the column address.

Serial SAM access during transfer is possible during this cycle (real time data transfer). Here,  $t_{SDO}$  (min) is specified between the last SAM access before transfer and  $\overline{DT/OE}$  rising edge.  $t_{SDH}$  (min) is specified between the first SAM access and  $\overline{DT/OE}$  rising edge.

Once a read transfer cycle has been executed, S/I/O goes into an output mode. If the previous transfer cycle is a pseudo transfer or a write transfer and S/I/O is in input mode, inputs should be set at high impedance before  $t_{RLZ}$  (min) after the falling edge of  $\overline{RAS}$ . This will avoid data contention.

### Pseudo Transfer Cycle

( $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WE}$  low,  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ )

To avoid data in RAM being rewritten, this cycle allows the S/I/O to be switched from output to input mode.

The output buffer in S/I/O becomes high impedance within  $t_{SRZ}$  (max.) from the falling edge of  $\overline{RAS}$ . Data should be input into S/I/O after  $t_{SID}$  (min.) to avoid data contention. SAM access is enabled after  $t_{SRD}$  (min.). During  $\overline{RAS}$  low, SAM access is inhibited. Thus,  $\overline{SC}$  should be kept low.

### Write Transfer Cycle

( $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WE}$  low,  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ )

During this cycle, a row of data input can be transferred by serial write cycle to RAM. The address at the falling edge of  $\overline{RAS}$  determines the row address of the transferred data. The column address is specified as the first address to serial write after completing this cycle. SAM access is enabled after  $t_{SRD}$  (min.). While  $\overline{RAS}$  is low, SAM access is inhibited. Thus,  $\overline{SC}$  should be kept low.

### Refresh Cycles

Because the RAM portion of this device is composed of dynamic circuits, refresh is required to retain data. Refresh is achieved by accessing all 512 row addresses every 8mS. However, any cycle that activates  $\overline{RAS}$  can refresh the row address. Therefore, a refresh cycle is not required for accessing all row addresses.

During a  $\overline{RAS}$  Only refresh cycle, refresh is achieved by activating a  $\overline{RAS}$  cycle, with  $\overline{CAS}$  set high, by inputting the refresh/row address through external circuits. Output is in high impedance state during this cycle.  $\overline{DT/OE}$  should be high at the falling edge of  $\overline{RAS}$  to differentiate this cycle from a data transfer cycle.

A  $\overline{CAS}$  Before  $\overline{RAS}$  refresh is performed by activating  $\overline{CAS}$  before  $\overline{RAS}$ . In this cycle, a refresh address is provided by an internal address counter. Outputs are in high impedance.

A Hidden Refresh cycle is initiated by reactivating  $\overline{RAS}$  when  $\overline{DT/OE}$  and  $\overline{CAS}$  remain low in normal RAM read cycles.

## Operation of SAM Port

### Serial Read Cycle

When the previous data transfer cycle is a read transfer cycle, the SAM port is in read mode. Access is synchronized with SC rising. SAM data is output from S/I/O. S/I/O becomes high impedance if SE is set high. The internal pointer will be incremented at the rising edge of SC.

### Serial Write Cycle

The SAM port is in write mode when the previous data transfer cycle is pseudo transfer or write transfer. During this cycle, S/I/O data is programmed into the data register at the rising edge of SC. If SE is high, S/I/O data will not be input into the data register. The internal pointer is incremented at the rising edge of SC, so SE high can mask data for SAM.

## OPERATION MODES

$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WE}}$	$\overline{\text{SE}}$	Operation Mode
H	H	H	X	RAM Read/Write
H	H	L	X	Mask Write
H	L	H	X	Read Transfer
H	L	L	H	Pseudo Transfer
H	L	L	L	Write Transfer
L	X	X	X	CBR Refresh

X: Don't Care    Input Levels: falling edge of  $\overline{\text{RAS}}$   
 $H = V_{IH}$      $L = V_{IL}$

## Absolute Maximum Ratings

Voltage on any pin relative to $V_{SS}$	$V_t$	-1 V to +7 V
Power Dissipation	$P_t$	1.0 W
Storage Temperature	$T_{stg}$	-55 to +150 °C

## Recommended Operating Conditions

		min	typ	max	
Supply Voltage	$V_{CC}$	4.75	5.0	5.75	V
Input High Voltage	$V_{IH}$	2.4	-	6.5	V
Input Low Voltage	$V_{IL}$	-0.5*	-	0.8	V
Operating Temperature	$T_a$	0	-	70	°C
	$T_{al}$	-40	-	85	°C (**)
	$T_{am}$	-55	-	125	°C (**)

\*-3.0V for a pulse width  $\leq 10$ ns

\*\*RAM Port Access Times

## Capacitance ( $V_{CC}=5V \pm 5\%$ , $T_a=25^\circ\text{C}$ )

Parameter		Symbol	typ	max	Unit	Notes
Input Capacitance:	Address	$C_{I1}$	-	10	pF	1
Input Capacitance:	Clocks	$C_{I2}$	-	10	pF	1
I/O Capacitance:	Data-in/out	$C_{I/O}$	-	7	pF	1,2

Notes: 1. Capacitance calculated, not measured.  
 2.  $\text{CAS} = V_{IH}$  to disable Dout.

**DC Electrical Characteristics**( $T_a = 0$  to  $125^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ )


Parameter	Symbol	Test Condition		-10		-12		-15		Unit
		RAM Port	SAM Port	min	max	min	max	min	max	
Operating Current 1,2	$I_{CC1}$	$\overline{RAS}, \overline{CAS}$	$\overline{SE} = V_{IH}, SC = V_{IL}$	-	140	-	120	-	110	mA
		cycling	$\overline{SE} = V_{IL}, SC$ cycling	-	200	-	180	-	160	mA
RAS Only Refresh Current,1	$I_{CC3}$	$t_{RC} = \text{min.}$	$\overline{RAS}$ cycling, $\overline{SE} = V_{IH}, SC = V_{IL}$	-	120	-	110	-	100	mA
			$\overline{CAS} = V_{IH}$ , $\overline{SE} = V_{IL}, SC$ cycling	-	140	-	130	-	120	mA
CAS before RAS Refresh Current	$I_{CC5}$ $I_{CC11}$	$t_{RC} = \text{min.}$	$\overline{RAS}$ cycling, $\overline{SE} = V_{IH}, SC = V_{IL}$	-	120	-	100	-	80	mA
		$t_{RC} \text{ min.}$	$\overline{SE} = V_{IL}, SC$ cycling	-	140	-	120	-	100	mA
Page Mode Current,1,3	$I_{CC7}$	$t_{SCC} = \text{min.}$	$\overline{RAS} = V_{IL}, \overline{SE} = V_{IH}, SC = V_{IL}$	-	160	-	140	-	120	mA
			$\overline{CAS}$ cycling, $\overline{SE} = V_{IL}, SC$ cycling	-	200	-	180	-	160	mA
Data Transfer Current,2	$I_{CC8}$ $I_{CC12}$	$t_{RC} = \text{min.}$	$\overline{RAS}, \overline{CAS}$ $\overline{SE} = V_{IH}, SC = V_{IL}$	-	180	-	170	-	160	mA
			$\overline{SE} = V_{IL}, SC$ cycling	-	200	-	190	-	180	mA
Standby Current,1	$I_{CC2}$ $I_{CC8}$	$t_{SCC} = \text{min.}$	$\overline{RAS}, \overline{CAS}$ $\overline{SE} = V_{IH}, SC = V_{IL}$	-	10	-	10	-	10	mA
			$= V_{IH}$ $\overline{SE} = V_{IL}, SC$ cycling	-	110	-	110	-	80	mA
Input Leakage	$I_{LI}$	$V_{IN} = 0$ to $+7V$		-10	10	-10	10	-10	10	$\mu\text{A}$
Output Leakage	$I_{LO}$	$V_{out} = 0$ to $+7V, S/O 0-7$ Dout is disabled.		-10	10	-10	10	-10	10	$\mu\text{A}$
Output Levels	$V_{OH}$ $V_{OL}$	$I_{out} = -2\text{mA}$		2.4	-	2.4	-	2.4	-	V
		$I_{out} = 4.2\text{mA}$		-	0.4	-	0.4	-	0.4	V

Note 1:  $I_{CC}$  depends on output loading condition when the device is selected,  $I_{CC}$  max. is specified at the output open condition.  
 2: Address can be changed less than three times while  $RAS = V_L$ .  
 3: Address can be changed once or less while  $CAS = V_H$ .

**AC Test Conditions**

- \* Input pulse levels: 0.8 to 2.4V
- \* Input rise and fall times: 5ns
- \* Input and Output timing reference levels: 0.4V, 2.4V
- \* Output load: 2 TTL gates + 100pF

**Output Load Circuits**




\* Including jig and scope


**Common Timing Parameters**

Parameter	Symbol	-10		-12		-15		Unit	Note
		min	max	min	max	min	max		
Random Read or Write Cycle Time	$t_{RC}$	190	-	220	-	260	-	ns	
RAS Precharge Time	$t_{RP}$	80	-	90	-	100	-	ns	
RAS Pulse Width	$t_{RAS}$	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	$t_{CAS}$	30	10000	35	10000	40	10000	ns	
RAS to CAS Delay Time	$t_{RCD}$	25	70	25	85	30	110	ns	5,6
RAS Hold Time	$t_{RSH}$	30	-	35	-	40	-	ns	
CAS Hold Time	$t_{CSH}$	100	-	120	-	150	-	ns	
CAS to RAS Precharge Time	$t_{CRP}$	10	-	10	-	10	-	ns	
Row Address Setup Time	$t_{ASR}$	0	-	0	-	0	-	ns	
Row Address Hold Time	$t_{RAH}$	15	-	15	-	20	-	ns	
Column Address Setup Time	$t_{ASC}$	0	-	0	-	0	-	ns	
Column Address Hold Time	$t_{CAH}$	20	-	20	-	25	-	ns	
Transition rise to fall time	$t_T$	3	50	3	50	3	50	ns	8
Refresh Period (512 Cycles)	$t_{REF}$	-	8	-	8	-	8	ms	
DT to RAS Setup Time	$t_{DTS}$	0	-	0	-	0	-	ns	
DT to RAS Hold Time	$t_{DTH}$	15	-	15	-	20	-	ns	
Data-in to OE Delay	$t_{DZO}$	0	-	0	-	0	-	ns	
Data-in to CAS Delay	$t_{DZC}$	0	-	0	-	0	-	ns	
Read Command Setup Time	$t_{RCS}$	0	-	0	-	0	-	ns	

**Read Cycle**



**Early Write Cycle Timing Waveform**




Don't Care

**Notes:**

1. When  $\overline{WE}$  is high, all data on I/O's can be written into memory. When  $\overline{WE}$  is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

**Delayed Write Cycle Timing Waveform**




**Notes:**

1. When  $\overline{WE}$  is high, all data on I/O's can be written into memory. When  $\overline{WE}$  is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

**Page Mode Read Cycle**

Parameter	Symbol	-10		-12		-15		Unit	Note
		min	max	min	max	min	max		
Access Time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	-	100	-	120	-	150	ns	2,3
Access Time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	-	30	-	35	-	40	ns	3,5
Access Time from $\overline{\text{OE}}$	$t_{\text{OAC}}$	-	30	-	35	-	40	ns	3
Address Access Time	$t_{\text{AA}}$	-	45	-	55	-	70	ns	3,6
Output Turnoff Delay (Referenced to $\overline{\text{CAS}}$ )	$t_{\text{OFF1}}$	-	25	-	30	-	40	ns	7
Output Turnoff Delay (Referenced to $\overline{\text{OE}}$ )	$t_{\text{OFF2}}$	-	25	-	30	-	40	ns	7
Read Command Setup Time	$t_{\text{RCS}}$	0	-	0	-	0	-	ns	
Read Command Hold Time	$t_{\text{RCH}}$	0	-	0	-	0	-	ns	12
Read Command Hold Time	$t_{\text{RRH}}$	10	-	10	-	10	-	ns	12
$\overline{\text{RAS}}$ to Column Address Delay	$t_{\text{RAD}}$	20	55	20	65	25	80	ns	5,6
Access Time From $\overline{\text{CAS}}$ Precharge	$t_{\text{ACP}}$	-	50	-	60	-	75	ns	
$\overline{\text{CAS}}$ Precharge Time	$t_{\text{CP}}$	10	-	15	-	20	-	ns	
Page Mode Cycle Time	$t_{\text{PC}}$	55	-	65	-	80	-	ns	

**Page Mode Read Cycle Timing Waveform**






**Page Mode Write Cycle**

Parameter	Symbol	-10		-12		-15		Unit	Note
		min	max	min	max	min	max		
Write Command Setup Time	$t_{WCS}$	0	-	0	-	0	-	ns	9
Write Command Hold Time	$t_{WCH}$	25	-	25	-	30	-	ns	
Write Command Pulse Width	$t_{WCP}$	15	-	20	-	25	-	ns	
Write Command to $\overline{RAS}$ Lead Time	$t_{RWL}$	30	-	35	-	40	-	ns	
Write Command to $\overline{CAS}$ Lead Time	$t_{CWL}$	30	-	35	-	40	-	ns	
Data in Setup Time	$t_{DS}$	0	-	0	-	0	-	ns	10
Data in Hold Time	$t_{DH}$	25	-	25	-	30	-	ns	10
$\overline{WE}$ to $\overline{RAS}$ Setup Time	$t_{WS}$	0	-	0	-	0	-	ns	
$\overline{WE}$ to $\overline{RAS}$ Hold Time	$t_{WH}$	15	-	15	-	20	-	ns	
Mask Data to $\overline{RAS}$ Setup Time	$t_{MS}$	0	-	0	-	0	-	ns	
Mask Data to $\overline{RAS}$ Hold Time	$t_{MH}$	15	-	15	-	20	-	ns	
OE Hold Time (Referenced to $\overline{WE}$ )	$t_{OEH}$	10	-	15	-	20	-	ns	
Page Mode Cycle Time	$t_{PC}$	55	-	65	-	80	-	ns	
CAS Precharge Time	$t_{CP}$	10	-	15	-	20	-	ns	


**Page Mode Early Write Cycle Timing Waveform**



**Notes:**

1. When  $\overline{WE}$  is high, all data on I/O's can be written into memory. When  $\overline{WE}$  is low, data is not written into memory except when the I/O is high at the falling edge of  $\overline{RAS}$ .

**Page Mode Delayed Write Cycle Timing Waveform**



□ Don't Care


**Notes:**

1. When  $\overline{WE}$  is high, all data on I/O's can be written into memory. When  $\overline{WE}$  is low, data is not written into memory except when the I/O is high at the falling edge of  $\overline{RAS}$ .

**Read-Modify-Write Cycle**

Parameter	Symbol	-10		-12		-15		Unit	Note
		min	max	min	max	min	max		
Read Modify Write Cycle Time	$t_{RWC}$	255	-	295	-	350	-	ns	
$\overline{RAS}$ Pulse Width	$t_{RWS}$	165	10000	195	10000	240	10000	ns	
$\overline{CAS}$ to $\overline{WE}$ Delay	$t_{CWD}$	65	-	75	-	90	-	ns	9
Column Address to $\overline{WE}$ Delay	$t_{AWD}$	80	-	95	-	120	-	ns	9
$\overline{OE}$ to Data-in Delay	$t_{ODD}$	25	-	30	-	40	-	ns	
Access Time from $\overline{RAS}$	$t_{RAC}$	-	100	-	120	-	150	ns	2,3
Access Time from $\overline{CAS}$	$t_{CAC}$	-	30	-	35	-	40	ns	3,5
Access Time from $\overline{OE}$	$t_{OAC}$	-	30	-	35	-	40	ns	3
Address Access Time	$t_{AA}$	-	45	-	55	-	70	ns	3,6
$\overline{RAS}$ to Column Address Delay	$t_{RAD}$	20	55	20	65	25	80	ns	5,6
Output Buffer Turn-off Delay	$t_{OFF2}$	-	25	-	30	-	40	ns	
Read Command Setup Time	$t_{RCS}$	0	-	0	-	0	-	ns	
Write Command Pulse Width	$t_{WP}$	15	-	20	-	25	-	ns	
Write Command to $\overline{RAS}$ Lead Time	$t_{RWL}$	30	-	35	-	40	-	ns	
Write Command to $\overline{CAS}$ Lead Time	$t_{CWL}$	30	-	35	-	40	-	ns	
Data in Setup Time	$t_{DS}$	0	-	0	-	0	-	ns	10
Data in Hold Time	$t_{DH}$	25	-	25	-	30	-	ns	10
$\overline{WE}$ to $\overline{RAS}$ Setup Time	$t_{WS}$	0	-	0	-	0	-	ns	
$\overline{WE}$ to $\overline{RAS}$ Hold Time	$t_{WH}$	15	-	15	-	20	-	ns	
$\overline{OE}$ Hold Time (referenced to $\overline{WE}$ )	$t_{OEH}$	10	-	15	-	20	-	ns	
Mask Data to $\overline{RAS}$ Setup Time	$t_{MS}$	0	-	0	-	0	-	ns	
Mask Data to $\overline{RAS}$ Hold Time	$t_{MH}$	15	-	15	-	20	-	ns	

**Read-Modify-Write Cycle Timing Waveform**




**Notes:**

1. When WE is high, data on I/O's can be written into memory. When WE is low, data on I/O's are not written except when the I/O is high at the falling edge of RAS.


**Refresh Cycle Timing**

Parameter	Symbol	-10		-12		-15		Unit	Note
		min	max	min	max	min	max		
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	$t_{\text{CSR}}$	10	-	10	-	10	-	ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	$t_{\text{CHR}}$	20	-	25	-	30	-	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	$t_{\text{RPC}}$	10	-	10	-	10	-	ns	


**$\overline{\text{RAS}}$ -Only Refresh Cycle Timing Waveform**



**$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Cycle Timing Waveform**



**Hidden Refresh Cycle Timing Waveform**




Don't Care

**Transfer Cycle Timing**

Parameter	Symbol	-10		-12		-15		Unit	Note
		min	max	min	max	min	max		
$\overline{WE}$ to $\overline{RAS}$ Setup Time	$t_{WS}$	0	-	0	-	0	-	ns	
$\overline{WE}$ to $\overline{RAS}$ Hold Time	$t_{WH}$	15	-	15	-	20	-	ns	
$\overline{SE}$ to $\overline{RAS}$ Setup Time	$t_{ES}$	0	-	0	-	0	-	ns	
$\overline{SE}$ to $\overline{RAS}$ Hold Time	$t_{EH}$	15	-	15	-	20	-	ns	
$\overline{RAS}$ to SC Delay	$t_{SRD}$	30	-	30	-	35	-	ns	
SC to $\overline{RAS}$ Setup Time	$t_{SRS}$	40	-	40	-	45	-	ns	
$\overline{DT}$ Hold Time from $\overline{RAS}$	$t_{RDH}$	90	-	90	-	110	-	ns	
$\overline{DT}$ Hold Time from $\overline{CAS}$	$t_{CDH}$	30	-	30	-	45	-	ns	
Last SC to $\overline{DT}$ Delay	$t_{SDD}$	5	-	5	-	10	-	ns	
First SC to $\overline{DT}$ Hold Time	$t_{SDH}$	25	-	25	-	30	-	ns	
$\overline{DT}$ to $\overline{RAS}$ Lead Time	$t_{DTL}$	50	-	50	-	50	-	ns	
$\overline{DT}$ Hold Time (Referenced to $\overline{RAS}$ High)	$t_{DTHH}$	25	-	25	-	30	-	ns	
$\overline{DT}$ Precharge Time	$t_{DTP}$	35	-	35	-	40	-	ns	
Serial Data Input Delay from $\overline{RAS}$	$t_{SID}$	60	-	60	-	75	-	ns	
Serial Data Input to $\overline{RAS}$ Delay	$t_{SZR}$	-	10	-	10	-	10	ns	
Serial Output Turn-off Delay from $\overline{RAS}$	$t_{SRZ}$	10	60	10	60	10	75	ns	7
$\overline{RAS}$ to Sout in Low Z Delay	$t_{RLZ}$	10	-	10	-	10	-	ns	
Serial Clock Cycle Time	$t_{SCC}$	40	-	40	-	60	-	ns	
Access Time from SC	$t_{SCA}$	-	40	-	40	-	50	ns	4
Serial Data Out Hold Time	$t_{SOH}$	7	-	7	-	7	-	ns	4
SC Pulse Width	$t_{SC}$	10	-	10	-	10	-	ns	
SC Precharge Time	$t_{SCP}$	10	-	10	-	10	-	ns	
Serial Data in Setup Time	$t_{SIS}$	0	-	0	-	0	-	ns	
Serial Data in Hold Time	$t_{SIH}$	20	-	20	-	25	-	ns	

**Read Transfer Cycle Timing Waveform (1) \* (1,2)**




□ Don't Care

**\*Notes:**

1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).
2. SE is low.




**Read Transfer Cycle Timing Waveform (2) \*<sup>(1,2)</sup>**



**\*Notes:**

1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).
2.  $\overline{SE}$  is low.


**Pseudo Transfer Cycle Timing Waveform**



**Notes:**

1. CAS and SAM address don't need to be specified every cycle, if SAM address is not changed.

**Write Transfer Cycle Timing Waveform**



□ Don't Care  
 ▨ Inhibit Rising Transient


**Notes:**

1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.
2. I/O's are in a "Don't Care" state.

**Serial Read Cycle Timing**

Parameter	Symbol	-10		-12		-15		Unit	Note
		min	max	min	max	min	max		
Serial Clock Cycle Time	$t_{SCC}$	40	-	40	-	60	-	ns	
Access Time from SC	$t_{SCA}$	-	40	-	40	-	50	ns	4
Access Time from $\overline{SE}$	$t_{SEA}$	-	30	-	30	-	40	ns	4
Serial Data in Hold Time	$t_{SOH}$	7	-	7	-	7	-	ns	4
SC Pulse Width	$t_{SC}$	10	-	10	-	10	-	ns	
SC Precharge Time	$t_{SCP}$	10	-	10	-	10	-	ns	
Serial Output Buffer Turn-off Delay from SE	$t_{SEZ}$	-	25	-	25	-	30	ns	7


**Serial Read Cycle Timing Waveform**



## Serial Write Cycle

Parameter	Symbol	-10		-12		-15		Unit	Note
		min	max	min	max	min	max		
Serial Clock Cycle Time	$t_{SCC}$	40	-	40	-	60	-	ns	
SC Pulse Width	$t_{SC}$	10	-	10	-	10	-	ns	
SC Precharge Time	$t_{SCP}$	10	-	10	-	10	-	ns	
Serial Data in Setup Time	$t_{SIS}$	0	-	0	-	0	-	ns	
Serial Data in Hold Time	$t_{SIH}$	20	-	20	-	25	-	ns	
Serial Write Enable Setup Time	$t_{SWS}$	0	-	0	-	0	-	ns	
Serial Write Enable Hold Time	$t_{SWH}$	35	-	35	-	50	-	ns	
Serial Write Disable Setup Time	$t_{SWIS}$	0	-	0	-	0	-	ns	
Serial Write Disable Hold Time	$t_{SWIH}$	35	-	35	-	50	-	ns	

## Serial Write Cycle Timing Waveform



## Notes:


1. When  $\overline{SE}$  is high in a serial write cycle, data is not written into SAM, however, the address pointer is incremented.

## Notes:

1. AC measurements assume  $t_r=5ns$ .
2. Assumes that  $t_{RCD}$  is less than or equal to  $t_{RCD}(\max.)$ . If  $t_{RCD}$  is greater than the max. recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
3. Measured with a load current equivalent to two TTL loads and 100pF.
4. Measured with a load current equivalent to two TTL loads and 50pF.
5. When  $t_{RCD}$  is greater than or equal to  $t_{RCD}(\max.)$ , access time is specified as  $t_{CAC}$ .
6. When  $t_{RCD}$  is less than or equal to  $t_{RCD}(\max.)$ , access time is specified as  $t_{AA}$ .
7.  $t_{OFF}(\max.)$  defines the time at which the output achieves the open circuit condition ( $V_{OH} - 200mV$ ,  $V_{OL} + 200mV$ ) and is not referenced to output voltage levels.
8.  $V_{ih}(\min.)$  and  $V_{ih}(\max.)$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{ih}$  and  $V_{il}$ .
9. When  $t_{WCS}$  is greater or equal to  $t_{WCS}(\min.)$ , the cycle is an early write cycle. I/O pins remain in an open circuit condition. When  $t_{AWD} \geq t_{AWD}(\min.)$  and  $t_{CWD} \geq t_{CWD}(\min.)$ , the cycle is read-modify-write cycle. Impedance on the I/O pins is controlled by  $\overline{OE}$ .
10. These parameters are referenced to  $\overline{CAS}$  falling edge in early write cycles or to  $\overline{WE}$  falling edge in delayed write or read-modify-write cycles.
11. An initial pause of 100 $\mu s$  is required after power-up. Then execute at least 8 initialization ( $\overline{RAS}$ ) cycles.
12. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
13.  $t_{SCC2}$  defines the last SAM pulse width before read transfer in read transfer cycle(1).

**Package Details** Dimensions in mm (inches). Tolerance on all dimensions  $\pm 0.254$  (.010).

**40 Pin Vertical-In-Line (VIL™) ('VX' Package)**



**Military Screening Procedure**

**Component Screening Flow** for high reliability non-compliant product processed to MIL-STD 883 Method 5004 is detailed below:

<b>MB COMPONENT SCREENING FLOW</b>		
<b>SCREEN</b>	<b>TEST METHOD</b>	<b>LEVEL</b>
<b>Visual and Mechanical</b> Internal visual Temperature cycle Constant acceleration Pre-Burn-in electrical Burn-in	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles, -65°C to +150°C) 2001 Condition D (Y, only) (20,000g) Per applicable device specifications at $T_A=+25^\circ\text{C}$ Method 1015, Condition D, $T_A=+125^\circ\text{C}$ , 160hrs min	100% 100% 100% 100% 100%
<b>Final Electrical Tests</b> Static (dc) Functional Switching (ac)	Per applicable Device Specification a) @ $T_A=+25^\circ\text{C}$ and power supply extremes b) @ temperature and power supply extremes a) @ $T_A=+25^\circ\text{C}$ and power supply extremes b) @ temperature and power supply extremes a) @ $T_A=+25^\circ\text{C}$ and power supply extremes b) @ temperature and power supply extremes	100% 100% 100% 100% 100%
<b>Percent Defective allowable (PDA)</b>	Calculated at post-burn-in at $T_A=+25^\circ\text{C}$	5%
<b>Hermeticity</b> Fine Gross	1014 Condition A Condition C	100% 100%
<b>External Visual</b>	2009 Per vendor or customer specification	100%

**Ordering Information****MVM8256VMB-10**

Speed	10 = 100 ns 12 = 120 ns 15 = 150 ns
Temp. range/screening	Blank = Commercial Temp. I = Industrial Temp. M = Military Temp. MB = Processed to MIL-STD-883 Method 5004, non-compliant.
Power Consumption	Blank = Standard Part
Package	VX = 40 Pin 0.1" Vertical-In-Line