

256K x 8 CMOS Video RAM

MVM8256X-10/12/15

Issue 1.2: January 1993

ADVANCE PRODUCT INFORMATION

Pin Definition


262,144 x 8 CMOS Video RAM

Features

RAM Access Times of 100,120,150 ns
SAM Access Times of 35,40,50 ns
VILTM High Density Package
5 Volt Supply ±5%
512 Refresh Cycles (8ms)
Three Refresh Modes CAS Before RAS Refresh
RAS Only Refresh and Hidden Refresh.
SAM Read/Write Access

Fast Page Mode Capability
Directly TTL Compatible
May be Processed to MIL-STD-883, non-compliant

Block Diagram



Pin Definition	
Package Type	- 'VX'
SC 1 C SI/O0 2 C SI/O1 3 C SI/O2 4 C SI/O3 5 C DT/OE 6 C D	39 SI/O7 38 SI/O6 37 SI/O5 36 SI/O4 35 SE 34 D7 33 D6 32 D5 31 D4 30 GND2 29 NC 28 NC 28 NC 27 CAS 26 NC 25 A0 24 A1 23 A2 22 A3 21 A7
Pin Function	
8-0A	Address Inputs
D0-7	, , ,
SI/ <u>00-7</u>	SAM Data Input/Ouptut Column Address Strobe
CAS RAS	Row Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
sc	Serial Clock
SE	Serial Enable
NC	No Connect
V _∞ 1-2	
GND1-2	Ground)

Package Details

Pin Count	Description	Package Type	Material	Pinout
40	100 mil Vertical-in-Line(VIL)	vx	Ceramic	ASIC

Package Dimensions and details on page 22.

VIL is a trademark of Mosaic Semiconductor Inc., Patent Number D316251

Operation of RAM Port

RAM Read Cycle

(DT/OE high, CAS high, at the falling edge of RAS)

At the falling edge of RAS the row address is entered and at the falling edge of CAS the column address is entered. When WE is high, DT/OE is low, and CAS is low, data from the selected address is output onto the I/O pin. At the falling edge of RAS, DT/OE and CAS go high. t_M and t_{RAD} timings are added to enable high speed page mode.

RAM Write Cycle

(DT/OE high, CAS high, at the falling edge of RAS) Normal Mode:

(WE high at the falling edge of RAS)

A write cycle is executed when CAS and WE are set low after RAS is set low. Once all 4 I/Os are written, WE should be high at the falling edge of RAS to change to mask write mode.

An early write cycle occurs when WE is set low before the falling edge of CAS. At the CAS falling edge, data is entered. I/O is in high impedance.

A delayed write cycle occurs when WE is set low after the falling edge of CAS. Data is input at the falling edge of WE. Data should be entered when OE is high because I/O does not become high impedance.

A read-modify-write cycle occurs when WE is set low after the falling edge of CAS and after $t_{cwp}(min)$ and $t_{Awp}(min)$. This cycle allows a write operation after a read operation in the same address cycle. To avoid I/O contention, data should be input after a read and OE set high. Mask Write Mode:

(WE low at the falling edge of RAS)

This cycle allows data to be written only to selected I/O. The I/O level (mask data) at the falling edge of RAS determines whether or not I/O is written. The data is written in high I/O pins and masked in low I/O pins. Internal data is preserved and masked data is available during the RAS cycle.

High Speed Page Mode Cycle

(DT/OE high, CAS high, at the falling edge of RAS)

During this cycle, the device can read or write the data of

the same row address by toggling CAS with RAS low. This page mode cycle time is one third of the random read/write cycle time. Because this device is based on a static column mode, t_{AA}, t_{RAD}, and t_{ACP} have been added. 512-word memory cells can be accessed in one RAS cycle. Access frequency must be specified within t_{RAS} max.

Transfer Cycles

The data transfer cycles available in this device are the read transfer, the pseudo transfer, and the write transfer cycles. They are enabled by driving DT/OE low after the falling edge of RAS. These cycles can determine the first SAM address to access after transferring at the column address. CAS does not need to be set and the SAM start address can be latched internally, as long as this SAM address is not changed.

Read Transfer Cycle

(CAS high, DT/OE low, WE high, at the falling edge of RAS) During this cycle, the row address data is transferred synchronously at the rising edge of DT/OE. After this point, the new address data outputs from the SAM start address determined by the column address.

Serial SAM access during transfer is possible during this cycle (real time data transfer). Here, t_{SDD} (min) is specified between the last SAM access before transfer and DT/OE rising edge. t_{SDH} (min) is specified between the first SAM access and DT/OE rising edge.

Once a read transfer cycle has been executed, SI/O goes into an output mode. If the previous transfer cycle is a pseudo transfer or a write transfer and SI/O is in input mode, inputs should be set at high impedance before t_{RLZ} (min) after the falling edge of RAS. This will avoid data contention.

Pseudo Transfer Cycle

(CAS high, DT/OE low, WE low, SE high at the falling edge of RAS)

To avoid data in RAM being rewritten, this cycle allows the SI/O to be switched from output to input mode.

The output buffer in SI/O becomes <u>high</u> impedance within t_{SRZ} (max.) from the falling edge of RAS. Data should be input into SI/O after t_{SID} (min.) to avoid data contention. SAM access is enabled after t_{SRD} (min.). During \overline{RAS} low, SAM access is inhibited. Thus, SC should be kept low.

Write Transfer Cycle

(CAS high, DT/OE low, WE low, SE low at the falling edge of RAS)

During this cycle, a row of data input can be transferred by serial write cycle to RAM. The address at the falling edge of RAS determines the row address of the transferred data. The column address is specified as the first address to serial write after completing this cycle. SAM access is enabled after t_{sno}(min.). While RAS is low, SAM access is inhibited. Thus, SC should be kept low.

Refresh Cycles

Because the RAM portion of this device is composed of dynamic circuits, refresh is required to retain data. Refresh is achieved by accessing all 512 row addresses every 8mS. However, any cycle that activates RAS can refresh the row address. Therefore, a refresh cycle is not required for accessing all row addresses.

During a RAS Only refresh cycle, refresh is achieved by activating a RAS cycle, with CAS set high, by inputting the refresh/row address through external circuits. Output is in high impedance state during this cycle. DT/OE should be high at the falling edge of RAS to differentiate this cycle from a data transfer cycle.

A CAS Before RAS refresh is performed by activating CAS before RAS. In this cycle, a refresh address is provided by an internal address counter. Outputs are in high impedance.

A Hidden Refresh cycle is initiated by reactivating RAS when DT/OE and CAS remain low in normal RAM read cycles.

Issue 1.2: JANUARY 1993 MVM8256X-10/12/15

Operation of SAM Port

Serial Read Cycle

When the previous data transfer cycle is a read transfer cycle, the SAM port is in read mode. Access is synchronized with SC rising. SAM data is output from SI/O. SI/O becomes high impedance if SE is set high. The internal pointer will be incremented at the rising edge of SC.

Serial Write Cycle

The SAM port is in write mode when the previous data transfer cycle is pseudo transfer or write transfer. During this cycle, SI/O data is programmed into the data register at the rising edge of SC. If SE is high, SI/O data will not be input into the data register. The internal pointer is incremented at the rising edge of SC, so $\overline{\text{SE}}$ high can mask data for SAM.

OPERATION MODES

CAS	DT/OE	WE	SE	Operation Mode
H H H H L	HHLLLX	H L L X	X X H L	RAM Read/Write Mask Write Read Transfer Pseudo Transfer Write Transfer CBR Refresh
X: D	on't Care	Input I	_evels: f	alling edge of RAS

 $H = V_{H} L = V_{L}$

Abcolute	Maximum	Ratings
ADSOIUTE	Maximum	naunya

Voltage on any pin relative to V _{ss}	V _t	-1 V to +7	°C
Power Dissipation	P _t	1.0	W
Storage Temperature	T _{stg}	-55 to +150	V

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	٧ _∞	4.75	5.0	5.75	V
Input High Voltage	V _⊯	2.4	-	6.5	V
Input Low Voltage	V _{IL}	-0.5*	-	8.0	V
Operating Temperature	T.	0	-	70	•C
Operating Tomporations	Tai	-40	-	85	°C (**)
	T _{am}	-55	-	125	°C (**)
40 ماللمانين ماليان و وماما	۱۵۵				

^{*-3.0}V for a pulse width ≤ 10ns

Capacitance $(V_{\infty}=5V\pm5\%, T_{\bullet}=25^{\circ}C)$

Parameter		Symbol	typ	max	Unit	Notes	
• • • • • • • • • • • • • • • • • • • •	Address	C _{II}	-	10	рF	1	
Input Capacitance:	Clocks	C _n	-	10	рF	1	
Input Capacitance: I/O Capacitance:	Data-in/out	C _{vo}	-	7	pF	1,2	

1. Capacitance calculated, not measured. Notes:

2. CAS=V_{III} to disable Dout.

^{**}RAM Port Access Times

DC Electrical Characteristics(T ₂ = 0 to 125°C, V _{cc} =	= 5V+5%)
------------------------------------------------------------------------------	----------

Parameter	Symbol	Test Co	ondition	-1	0	- 1	12	-	15	
raiamotor	Cymcor	RAM Port			max	min	max	min	max	Unit
Operating Current	l _{cc1}	RAS, CAS	SE=V _H ,SC=V _{IL}	_	140	-	120	-	110	mA
1,2	°001	cycling	SE=V _{IL} , SC cycling	-	200	-	180	-	160	mA
RAS Only	l _{oc3}	t _{nc} =min. RAS cycling	t _{scc} =min. _J , SE=V _H ,SC=V _{IL}	_	120	-	110	-	100	mA
Refresh Current,1	'oc3	CAS=V _{IH}	SE=V _{IL} ,SC cycling	-	140	-	130	-	120	mA
CAS before RAS		t _{RC} =min. RAS cycling	t _{scc} =min. j, SE=V _{iH} ,SC=V _{iL}	-	120	-	100	-	80	mA
Refresh Current	CCS CC11	t _{RC} min.	SE=V _{IL} ,SC cyclingt _{scc} =min.	-	140	-	120	-	100	mA
Page Mode	l _{∞7}	RAS=V _{IL} ,	SE=V _H ,SC=V _L	-	160	-	140	-	120	mA
Current,1,3	°∞7	CAS cycling t _{BC} =min.	, SE=V _{IL} ,SC cycling	-	200	-	180	-	160	mA
Data Transfer	Iccs	RAS,CAS	t _{scc} =min. SE=V _{IH} ,SC=V _{IL}	-	180	-	170	-	160	mA
Current,2	CC12	t _{RC} =min.	SE=V _{IL} ,SC cyclingt _{scc} =min.	-	200	-	190	-	180	mA
Standby Current,1	l _{cc2}	RAS, CAS	SE=V _H ,SC=V _{IL}	-	10	-	10	-	10	mA
Clarico, Comoni,	I _{ccs}		SE=V _{IL} ,SC cycling	-	110	-	110	-	80	mA
Input Leakage	l _u	V _{IN} =0 to +7		-10	10	-10	10	-10	10	μΑ
Output Leakage	l _{lo}	V _{out} =0 to +7 Dout is disa		-10	10	-10	10	-10	10	μА
Output Levels	V _{OH}	l _{out} ≖-2mA		2.4	-	2.4	-	2.4	-	V
Calput Lovoio	V _{OL}	I _{out} =4.2mA		-	0.4	-	0.4	-	0.4	V

Note 1: lcc depends on output loading condition when the device is selected, lcc max. is specified at the output open condition.


2: Address can be changed less than three times while RAS=V_L.


3: Address can be changed once or less while CAS=V_H.

AC Test Conditions

- * Input pulse levels: 0.8 to 2.4V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 0.4V, 2.4V
- * Output load: 2 TTL gates + 100pF

Output Load Circuits







* Including jig and scope

Common Timing Parameters			-10		12		15		
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Random Read or Write Cycle Time	t _{RC}	190	-	220	_	260	-	ns	
RAS Precharge Time	•	80	-	90	-	100	-	ns	
RAS Pulse Width	^t ве t	100	10000	120	10000	150	10000	ns	
	^L RAS †	30	10000	35	10000	40	10000	ns	
CAS Pulse Width	CAS	25	70	25	85	30	110	ns	5,6
RAS to CAS Delay Time	RCD	30	-	35	-	40	-	ns	
RAS Hold Time	^L RSH +	100	_	120	-	150	•	ns	
CAS Hold Time	сѕн	100	_	10	-	10		ns	
CAS to RAS Precharge Time	CRP		_	0	-	0	-	ns	
Row Address Setup Time	I _{ASR}	0	-	-	•	20	_	ns	
Row Address Hold Time	T _{RAH}	15	-	15		0	_	ns	
Column Address Setup Time	t _{asc}	0	-	0	-	•	_	ns	
Column Address Hold Time	t _{cah}	20	-	20		25	-		0
Transition rise to fall time	t _T	3	50	3	50	3	50	ns	8
Refresh Period (512 Cycles)	t _{REF}	-	8	-	8	-	8	ms	
DT to RAS Setup Time	tors	0	-	0	-	0	-	ns	
DT to RAS Hold Time	•	15	-	15	-	20	-	ns	
Data-in to OE Delay	LDTH t	0	_	0	-	0	-	ns	
-	^L DZO	Ö	-	Ō	_	0	-	ns	
Data-in to CAS Delay	DZC	0	_	Õ	-	Ö	-	ns	
Read Command Setup Time	l _{RCS}	U	-	U		•			

Read Cycle



Early Write Cycle Timing Waveform




Don't Care

Notes:

 When WE is high, all data on I/O's can be written into memory. When WE is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

Delayed Write Cycle Timing Waveform



Don't Care


Notes:

 When WE is high, all data on I/O's can be written into memory. When WE is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

Page Mode Read Cycle

		-	10	-	12	-	15		
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Access Time from RAS	t	-	100	-	120	-	150	ns	2,3
Access Time from CAS	LRAC t	-	30	-	35	-	40	ns	3,5
Access Time from OAS Access Time from OE	t CAC	_	30	-	35	-	40	ns	3
	LOAC	-	45	_	55	-	70	ns	3,6
Address AccessTime Output Turnoff Delay	t _{OFF1}	-	25	-	30	. •	40	ns	7
(Referenced to CAS) Output Turnoff Delay (Referenced to OE)	t _{OFF2}	-	25	-	30	-	40	ns	7
Read Command Setup Time	t _{acs}	0	-	0	-	0	-	ns	
Read Command Hold Time	•	0	-	0	-	0	-	ns	12
Read Command Hold Time	t T	10	-	10	-	10	-	ns	12
RAS to Column Address Delay	LARH t	20	55	20	65	25	80	ns	5,6
Access Time From CAS Precharge	^L RAD †	-	50	-	60	-	75	ns	
	•	10	-	15	-	20	-	ns	
CAS Precharge Time Page Mode Cycle Time	t _{PC}	55	-	65	-	80	-	ns	


Page Mode Read Cycle Timing Waveform



Page Mode Write Cycle

				-1	12	-15			
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Write Command Setup Time	t	0	_	0	-	0	-	ns	9
Write Command Hold Time	twcs	25	-	25	-	30	-	ns	
Write Command Pulse Width	twch	15	-	20	-	25	-	ns	
Write Command to RAS Lead Time	twp	30	-	35	-	40	-	ns	
Write Command to CAS Lead Time	^L RWL †	30	-	35	-	40	-	ns	
	f CML	0	_	0	-	0	-	ns	10
Data in Setup Time	t _{DS}	25		25		30	-	ns	10
Data in Hold Time	[†] DH	0	_	0	_	0	-	ns	
WE to RAS Setup Time	ws	15	_	15	_	20	-	ns	
WE to RAS Hold Time	L _{WH}	0	-	0	_	0	-	ns	
Mask Data to RAS Setup Time	^l ms	_	-	15	-	20	_	ns	
Mask Data to RAS Hold Time	¹ ΜΗ	15	-	15	-	20	_	ns	
OE Hold Time	t _{oeh}	10	-	15	-	20		110	
(Referenced to WE)				0.5		00		nc	
Page Mode Cycle Time	t _{PC}	55	-	65	-	80	•	ns	
CAS Precharge Time	t _{CP}	10	-	15	-	20		ns ———	


Page Mode Early Write Cycle Timing Waveform



Notes:

^{1.} When WE is high, all data on I/O's can be written into memory. When WE is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

Page Mode Delayed Write Cycle Timing Waveform




Notes:

 When WE is high, all data on I/O's can be written into memory. When WE is low, data is not written into memory except when the I/O is high at the falling edge of RAS.

Read-Modify-Write Cycle		-10			12	-15			
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Read Modify Write Cycle Time	t _{ewc}	255	-	295	_	350	-	ns	
RAS Pulse Width	•	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	trws t	65	-	75	-	90	-	ns	9
Column Address to WE Delay	CWD	80	-	95	-	120	-	ns	9
OE to Data-in Delay	t AWD	25	-	30	-	40	-	ns	
Access Time from RAS	¹ 000 t	_	100	-	120	-	150	ns	2,3
Access Time from CAS	^L RAC †	_	30	-	35	-	40	ns	3,5
	LCAC	_	30	_	35	-	40	ns	3
Access Time from OE	OAC	_	45	-	55	_	70	ns	3,6
Address Access Time	· · ·	20	55	20	65	25	80	ns	5,6
RAS to Column Address Delay	RAD	-	25	_	30	-	40	ns	
Output Buffer Turn-off Delay	OFF2	0	-	0	-	0	-	ns	
Read Command Setup Time	RCS	15	-	20	_	25	_	ns	
Write Command Pulse Width	^Ţ wP			35	_	40		ns	
Write Command to RAS Lead Time	I _{RWL}	30	-	35	_	40	_	ns	
Write Command to CAS Lead Time	CWL	30	-	0	-	0	_	ns	10
Data in Setup Time	t _{DS}	0	-	_		30	_	ns	10
Data in Hold Time	t _{on}	25	-	25	-	0	_	ns	
WE to RAS Setup Time	t _{ws}	0	-	0	-	•	-	ns	
WE to RAS Hold Time	t _{wh}	15	-	15	-	20	-	113	
OE Hold Time		10		15	_	20	_	ns	
(referenced to WE)	OEH	10	•		-	0	_	ns	
Mask Data to RAS Setup Time	t _{ms}	0	-	0		20	_	ns	
Mask Data to RAS Hold Time	t _{mH}	15	-	15	-	20	-	113	

Read-Modify-Write Cycle Timing Waveform




Notes:

1. When WE is high, data on I/O's can be written into memory. When WE is low, data on I/O's are not written except when the I/O is high at the falling edge of RAS.


Refresh	Cycle	Tim	ing

		-10		-12		-15			-
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
CAS Setup Time (CAS before RAS)	t _{csr}	10	_	10	-	10	-	ns	
CAS Hold Time (CAS before RAS)	t _{CHR}	20	-	25	-	30	-	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	-	10	-	10	-	ns	


RAS-Only Refresh Cycle Timing Waveform



CAS-Before-RAS Refresh Cycle Timing Waveform




Hidden Refresh Cycle Timing Waveform



			-10		-12		-15		
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
WE to RAS Setup Time	t _{ws}	0	_	0	_	0	-	าร	
WE to RAS Hold Time	t _{wh}	15	-	15	-	20	-	กร	
SE to RAS Setup Time	t _{ES}	0	-	0	-	0	-	ns	
SE to HAS Hold Time	t _{EH}	15	-	15	-	20	-	ns	
RAS to SC Delay	tsRD	30	-	30	-	35	-	ns	
SC to RAS Setup Time	+	40	-	40	-	45	-	ns	
DT Hold Time from RAS	t _{RDH}	90	-	90	-	110	-	ns	
DT Hold Time from CAS	t _{CDH}	30	-	30	-	45	-	ns	
Last SC to DT Delay	•	5	-	5	-	10	-	ns	
First SC to DT Hold Time	t _{soo}	25	-	25	-	30	-	ns	
DT to RAS Lead Time	^L SDH t	50	-	50	-	50	-	ns	
DT Hold Time	L _{DTL}	25	-	25	-	30	-	ns	
(Referenced to RAS High)	T _{DTHH}								
DT Precharge Time	t	35	-	35	-	40	-	ns	
Serial Data Input Delay from RAS	DTP †	60	•	60	-	75	-	ns	
Serial Data Input to RAS Delay	t _{SID}	-	10	-	10	-	10	ns	
Serial Output Turn-off Delay	tszr	10	60	10	60	10	75	ns	7
from RAS	^l SRZ		•						
RAS to Sout in Low Z Delay	t	10	_	10	_	10	-	ns	
Serial Clock Cycle Time	l _{RLZ}	40	_	40	-	60	-	ns	
Access Time from SC	t _{scc}	-	40	-	40	-	50	ns	4
	SCA	7	-	7	-	7	-	ns	4
Serial Data Out Hold Time	^L SOH	10	-	10	-	10	-	ns	
SC Pulse Width	^l sc	10	-	10	_	10	-	ns	
SC Precharge Time	SCP	0	_	0	-	0	_	ns	
Serial Data in Setup Time Serial Data in Hold Time	^I sis t _{sih}	20	-	20	-	25	_	ns	


Read Transfer Cycle Timing Waveform (1) *(1,2)



*Notes:

- 1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).
- 2. SE is low.

Read Transfer Cycle Timing Waveform (2) *(1,2)




*Notes:

1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

2. SE is low.


Pseudo Transfer Cycle Timing Waveform



Notes:

1. CAS and SAM address don't need to be specified every cycle, if SAM address is not changed.

Write Transfer Cycle Timing Waveform



Don't Care
Inhibit Rising Transient


Notes:

- CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.
- 2. I/O's are in a "Don't Care" state.

Serial Read Cycle Timing


Parameter		-	10	-12 -15		5			
	Symbol	min	max	min	max	min	max	Unit	Note
Serial Clock Cycle Time	t _{scc}	40	-	40		60	-	ns	
Access Time from SC	t _{sca}	-	40	-	40	-	50	ns	4
Access Time from SE	t _{SEA}	-	30	-	30	-	40	ns	4
Serial Data in Hold Time	ŧ	7	-	7	-	7	-	ns	4
SC Pulse Width	^ч ѕон †	10	-	10	-	10	-	ns	
SC Precharge Time	t _{sc}	10	_	10	-	10	-	ns	
Serial Output Buffer Turn-off	t _{scp}	-	25	-	25	-	30	ns	7
Delay from SE	322								

Serial Read Cycle Timing Waveform



Serial Write Cycle	_								
		-	10	-1	12	-15			
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Serial Clock Cycle Time	t	40	-	40	-	60	-	ns	
SC Pulse Width	tscc t	10	-	10	-	10	-	ns	
	tsc	10	-	10	-	10	-	ns	
SC Precharge Time	SCP	0	-	0	-	0	-	ns	
Serial Data in Setup Time	tsis	20	_	20	-	25	-	ns	
Serial Data in Hold Time	^L SIH	0		0	_	0	-	ns	
Serial Write Enable Setup Time	^I sws	-	-	35	-	50	-	ns	
Serial Write Enable Hold Time	t _{swH}	35	•					ns	
Serial Write Disable Setup Time	t _{swis}	0	•	0_	-	0	-		
Serial Write Disable Hold Time	t _{swiH}	35	-	35	-	50	-	ns ———	

Serial Write Cycle Timing Waveform



Notes:

1. When SE is high in a serial write cycle, data is not written into SAM, however, the address pointer is incremented.


Notes:

- AC measurements assume t_r=5ns.
- Assumes that t_{RCD} is less than or equal to t_{RCD} (max.).If t_{RCD} is greater than the max. recommended value shown in this table, $t_{\rm RAC}$ exceeds the value shown.
- Measured with a load current equivalent to two TTL loads and 100pF. 3.
- Measured with a load current equivalent to two TTL loads and 50pF. 4.
- 5.
- When t_{RCD} is greater than or equal to t_{RCD} (max.), access time is specified as t_{CAC} .

 When t_{RCD} is less than or equal to t_{RCD} (max), access time is specified as t_{AC} . t_{OFF} (max.) defines the time at which the output achieves the open circuit condition (V_{OH} -200mV, V_{OL} +200mV) and is not referenced to output voltage levels.
- V_{in} (min.) and V_{ii} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{in} and V_{ii}.
- When t_{wcs} is greater or equal to t_{wcs} (min.), the cycle is an early write cycle. I/O pins remain in an open circuit condition. When $t_{awp} \ge t_{awp}$ (min.) and $t_{cwp} \ge t_{cwp}$ (min.), the cycle is read-modify-write cycle. Impedance on the I/O pins is controlled
- These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or readmodify-write cycles.
- An initial pause of 100µs is required after power-up. Then execute at least 8 initialization (RAS) cycles.
- Either $t_{\rm RCH}$ or $t_{\rm RRH}$ must be satisfied for a read cycle.
- t_{scc2} defines the last SAM pulse width before read transfer in read transfer cycle(1).

Package Details Dimensions in mm (inches). Tolerance on all dimensions \pm 0.254 (.010).

40 Pin Vertical-in-Line (ViL™) ('VX' Package)



MVM8256X-10/12/15 Issue 1.2: JANUARY 1993

Military Screening Procedure

Component Screening Flow for high reliability non-compliant product processed to MIL-STD 883 Method 5004 is detailed below:

мв со	MPONENT SCREENING FLOW	
SCREEN	TEST METHOD	LEVE
Visual and Mechanical		
Internal visual	2010 Condition B or manufacturers equivalent	100%
Temperature cycle	1010 Condition C (10 Cycles,-65°C to +150°C)	100%
Constant acceleration	2001 Condition D (Y, only) (20,000g)	100%
Pre-Burn-in electrical	Per applicable device specifications at T _* =+25°C	100%
Burn-in	Method 1015, Condition D,T _A =+125 C,160hrs min	100%
Final Electrical Tests	Per applicable Device Specification	
Static (dc)	a) @ T _A =+25 C and power supply extremes	100%
Static (dc)	b) @ temperature and power supply extremes	100%
Functional	a) @ T _A =+25°C and power supply extremes	100%
runctional	b) @ temperature and power supply extremes	100%
O theking (ne)	a) @ T _{a=+25} °C and power supply extremes	100%
Switching (ac)	b) @ temperature and power supply extremes	100%
Percent Defective allowable (PDA)	Calculated at post-burn-in at T _A =+25°C	5%
Hermeticity	1014	
Fine	Condition A	100%
Gross	Condition C	100%
4.055		
Externat Visual	2009 Per vendor or customer specification	100%

Ordering Information

MVM8256VMB-10

