

FEATURES

Offset voltage: 2.5 mV maximum
Single-supply operation: 2.7 V to 5.5 V
Low noise: 8 nV/ $\sqrt{\text{Hz}}$
Wide bandwidth: 24 MHz
Slew rate: 12 V/ μs
Short-circuit output current: 150 mA
No phase reversal
Low input bias current: 1 pA
Low supply current: 2 mA maximum
Unity gain stable

APPLICATIONS

Battery-powered instruments
Multipole filters
ADC front ends
Sensors
Barcode scanners
ASIC input or output amplifiers
Audio amplifiers
Photodiode amplifiers
Datapath/mux/switch control

GENERAL DESCRIPTION

The AD8646 is a dual, rail-to-rail, input and output, single-supply amplifier featuring low offset voltage, wide signal bandwidth, low input voltage, and low current noise.

The combination of 24 MHz bandwidth, low offset, low noise, and very low input bias current makes these amplifiers useful in a wide variety of applications. Filters, integrators, photodiode amplifiers, and high impedance sensors all benefit from the combination of performance features. AC applications benefit from the wide bandwidth and low distortion. This amplifier

PIN CONFIGURATION




Figure 1.

06827-001

offers high output drive capability, which is excellent for audio line drivers and other low impedance applications.

Applications include portable and low powered instrumentation, audio amplification for portable devices, portable phone headsets, barcode scanners, and multipole filters. The ability to swing rail to rail at both the input and output enables designers to buffer CMOS ADCs, DACs, ASICs, and other wide output swing devices in single-supply systems.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD8646

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	5
Applications.....	1	Thermal Resistance.....	5
Pin Configuration.....	1	ESD Caution.....	5
General Description	1	Typical Performance Characteristics	6
Revision History	2	Outline Dimensions	12
Specifications.....	3	Ordering Guide	12

REVISION HISTORY

8/07—Revision 0: Initial Version

SPECIFICATIONS

$V_{DD} = 5\text{ V}$, $V_{CM} = V_{DD}/2$, $T_A = +25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = 2.5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.6	2.5	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.8	7.5	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.3	1	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			50	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			550	pA
		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	0.5	pA
Input Voltage Range	V_{CM}		0		5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to }5\text{ V}$	67	84		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = 0.5\text{ V to }4.5\text{ V}$	104	116		dB
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_{OUT} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.98	4.99		V
Output Voltage Low	V_{OL}	$I_{OUT} = 10\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.90			V
		$I_{OUT} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.85	4.92		V
		$I_{OUT} = 10\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.70			V
Output Current	I_{OUT}	Short circuit $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		± 120		mA
Closed-Loop Output Impedance	Z_{OUT}	At 1 MHz, $A_V = 1$		5		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{DD} = 2.7\text{ V to }5.0\text{ V}$	63	80		dB
Supply Current per Amplifier	I_{SY}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.5	1.9	mA
					2.25	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		11		V/ μs
Gain Bandwidth Product	GBP			27		MHz
Phase Margin	ϕ_m			77		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	e_n p-p	0.1 Hz to 10 Hz		2.3		μV
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		8		nV/ $\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		6		nV/ $\sqrt{\text{Hz}}$
Channel Separation	CS	$f = 10\text{ kHz}$		-129		dB
		$f = 100\text{ kHz}$		-119		dB
Total Harmonic Distortion Plus Noise	THD+N	$V_{p-p} = 0.1\text{ V}$, $R_L = 600\ \Omega$, $f = 25\text{ kHz}$, $T_A = 25^\circ\text{C}$				
		$A_V = +1$		0.010		%
		$A_V = -10$		0.021		%

AD8646

$V_{DD} = 2.7\text{ V}$, $V_{CM} = V_{DD}/2$, $T_A = +25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = 1.35\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.6	2.5	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.5	7.0	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	1	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			50	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	0.5	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$				50
Input Voltage Range	V_{CM}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0		2.7	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to } 2.7\text{ V}$	62	79		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_o = 0.5\text{ V to } 2.2\text{ V}$	95	107		dB
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_{OUT} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	2.65	2.68		V
Output Voltage Low	V_{OL}	$I_{OUT} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	2.60			V
				11	25	mV
Output Current	I_{OUT}	Short circuit		± 63		mA
Closed-Loop Output Impedance	Z_{OUT}	At 1 MHz, $A_V = 1$		5		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{DD} = 2.7\text{ V to } 5.0\text{ V}$	63	80		dB
Supply Current per Amplifier	I_{SY}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.6	1.9	mA
					2.25	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$		11		V/ μs
Gain Bandwidth Product	GBP			26		MHz
Phase Margin	ϕ_m			53		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	e_n p-p	0.1 Hz to 10 Hz		2.3		μV
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		8		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		6		$\text{nV}/\sqrt{\text{Hz}}$
Channel Separation	CS	$f = 10\text{ kHz}$		-129		dB
		$f = 100\text{ kHz}$		-121		dB

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	6 V
Input Voltage	GND to V_{DD}
Differential Input Voltage	± 3 V
Output Short Circuit to GND	Indefinite
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Operating Temperature Range	-40°C to $+125^{\circ}\text{C}$
Lead Temperature (Soldering 60 sec)	300°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead SOIC	121	43	$^{\circ}\text{C}/\text{W}$
8-Lead MSOP	210	45	$^{\circ}\text{C}/\text{W}$

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Input Offset Voltage Distribution




Figure 5. Input Offset Voltage Distribution




Figure 3. V_{OS} Drift (TCV_{OS}) Distribution




Figure 6. V_{OS} Drift (TCV_{OS}) Distribution




Figure 4. Input Offset Voltage vs. Input Common-Mode Voltage




Figure 7. Input Offset Voltage vs. Input Common-Mode Voltage




Figure 8. Output Saturation Voltage vs. Load Current

06527-008




Figure 11. Output Saturation Voltage vs. Load Current

06527-011




Figure 9. Output Saturation Voltage vs. Temperature

06527-009




Figure 12. Output Saturation Voltage vs. Temperature

06527-012




Figure 10. Input Bias Current vs. Common-Mode Voltage

06527-010




Figure 13. Input Bias Current vs. Common-Mode Voltage

06527-013

AD8646




Figure 14. Open-Loop Gain and Phase vs. Frequency

06527-014




Figure 17. Open-Loop Gain and Phase vs. Frequency

06527-017




Figure 15. Closed-Loop Gain vs. Frequency

06527-015




Figure 18. Closed-Loop Gain vs. Frequency

06527-018




Figure 16. Z_{OUT} vs. Frequency

06527-016




Figure 19. Z_{OUT} vs. Frequency

06527-019




Figure 20. CMRR vs. Frequency

06527-020




Figure 23. CMRR vs. Frequency

06527-023




Figure 21. PSRR vs. Frequency

06527-021




Figure 24. PSRR vs. Frequency

06527-024




Figure 22. Small Signal Overshoot vs. Load Capacitance

06527-022




Figure 25. Small Signal Overshoot vs. Load Capacitance

06527-025

AD8646




Figure 26. 2.7 V Small Signal Transient Response




Figure 29. 5 V Small Signal Transient Response




Figure 27. 2.7 V Large Signal Transient Response




Figure 30. 5 V Large Signal Transient Response




Figure 28. THD + Noise vs. Frequency




Figure 31. THD + Noise vs. Frequency




Figure 32. Voltage Noise Density vs. Frequency

06527-032




Figure 35. Input Bias Current vs. Temperature

06527-035




Figure 33. Maximum Output Swing vs. Frequency

06527-033




Figure 36. Supply Current vs. Supply Voltage

06527-036




Figure 34. 0.1 Hz to 10 Hz Voltage Noise

06527-034





Figure 37. Channel Separation

06527-037

AD8646


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 38. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 39. 8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8646ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8646ARZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8646ARZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8646ARMZ-R2 ¹	-40°C to +125°C	8-Lead MSOP	RM-8	A1V
AD8646ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	A1V

¹ Z = RoHS Compliant Part.