



Helping Customers Innovate, Improve & Grow



VX-722

Description

The VX-722 is a dual frequency voltage controlled crystal oscillator, VCXO, based upon Vectron's HPLL high performance phase locked loop frequency multiplier ASIC that combines key digital synthesis techniques with VI's proven core analog technology blocks. A standard low frequency crystal provides the reference to the fractional-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn manufacturing.

Features

- Industry Standard Package, 5.0 x 7.0 x 1.8 mm
- HPLL High Performance PLL ASIC
- Jitter < 500 fs-rms (12 kHz to 20 MHz)
- Output Frequencies from 10 MHz to 1200 MHz
- Spurious Suppression, 70 dBc Typical
- 2.5V or 3.3V Supply Voltage
- LVCMS, LVPECL or LVDS Output Configurations
- Output Enable
- Compliant to EC RoHS Directive

Applications

Description	Standard
1-2-4 Gigabit Fibre Channel	INCITS 352-2002
10 Gigabit Fibre Channel	INCITS 364-2003
10GbE LAN / WAN	IEEE 802.3ae
Synchronous Ethernet	ITU-T G.8262
OC-192	ITU-T G.709
SONET / SDH	GR-253-CORE Issue4

Block Diagram




Figure 1 - Block Diagram

Performance Specifications

Electrical Performance						
Parameter	Test Conditions	Symbol	Min	Typ	Max	Units
Supply						
Voltage ¹	3.3V Option 2.5V Option	V_{DD}	2.97 2.25	3.3 2.5	3.63 2.75	V
Current	LVC MOS LVDS LVPECL	I_{DD}	- - -	90 99 120	98 108 130	mA
Operating Temperature ^{1,3}		T_{OP}	-40	-	+85	°C
Output Enable (OE)	V_{IH}		$0.75 \times V_{DD}$	-	-	V
	V_{IL}		-	-	0.5	
Frequency Select (FS)	V_{IH}		$0.75 \times V_{DD}$	-	-	V
	V_{IL}		-	-	0.5	
Frequency						
Nominal Frequency ¹	LVPECL/LVDS LVC MOS	f_N	10 10	- -	1200 160	MHz
Absolute Pull Range ^{1,2,3}	$V_C = 0.1 \times V_{DD}$ to $0.9 \times V_{DD}$	APR	±50	-	-	ppm
Linearity ^{2,4}	20% to 80% full output	Lin	-	-	±10	%
Gain Transfer ²	10 to 90% of V_{DD}	K_V	-	+100	-	ppm/V
Temperature Stability ^{1,6}	$T_A = -40$ to $+85^\circ C$	f_{STAB}	-	±20	-	ppm
Outputs						
LVPECL Output	mid-level	V_O	$V_{DD} - 1.42$	-	$V_{DD} - 1.25$	V
	swing (diff)	V_{OD}	1.1	-	1.9	V_{PP}
LVDS Output	mid-level	V_O	1.4	1.6	1.8	V
	swing (diff)	V_{OD}	300	450	600	mV_{PP}
LVC MOS Output		V_{OH}	$0.9 \times V_{DD}$	-	V_{DD}	V
		V_{OL}	-	-	$0.1 \times V_{DD}$	V
Rise/Fall Time (20/80%) ^{2,5}	LVPECL/LVDS LVC MOS with $C_L = 15$	t_R/t_f	- -	- -	350 1.2	ps ns
Symmetry ^{2,3}	LVPECL: $V_{DD} - 1.3$ V (diff) LVDS: 1.6 V (diff) LVC MOS: $V_{DD}/2$	SYM	45	50	55	%
Spurious Suppression ⁶			65	70	-	dBc
Jitter ⁶ (Performance Option N)	12 kHz to 20 MHz	ϕJ	-	-	1000	fs-rms
Jitter ⁶ (Performance Option A)	12 kHz to 20 MHz	ϕJ	-	-	500	fs-rms
Control Voltage						
Input Impedance (Output Enabled) ⁶		Z_C	500	-	-	kΩ
Modulation Bandwidth		BW	-	10.0	-	kHz
Control Voltage Tuning Range		V_C	0	-	V_{DD}	V

¹ See Standard Frequencies and Ordering Information (Pg 8).² Parameters are tested with production test circuit (See Figure 2 for LVC MOS, Figure 3 for LVPECL and figure 4 for LVDS).³ Parameters are tested at ambient temperature with test limits guard-banded for specified operating temperature.⁴ Measured as the maximum deviation from the best straight-line fit, per MIL-0-55310.⁵ Parameters are described with waveform diagram below (Figure 5).⁶ Not tested in production, guaranteed by design, verified at qualification.

Test Circuits & Output Waveform




Figure 2 - LVCMOS Production Test Circuit




Figure 3 - LVPECL Production Test Circuit




Figure 4 - LVDS Production Test Circuit




Figure 5 - Waveform Diagram

Absolute Maximum Ratings			
Parameter	Symbol	Ratings	Unit
Power Supply	V_{DD}	0 to 3.8	V
Input Current	I_{IN}	100	mA
Output Current	I_{OUT}	25	mA
Voltage Control Range	V_C	0 to V_{DD}	V
Output Enable	OE	0 to V_{DD}	V
Storage Temperature	T_{STR}	-55 to 125	°C
Soldering Temperature / Duration	T_{PEAK} / t_p	260 / 40	°C / sec

LVPECL Application Diagrams




Figure 6 - Single Resistor Termination Scheme

Resistor values are typically 120 to 240 ohms for 3.3V operation and 82 to 120 ohms for 2.5V operation.




Figure 7 - Pull Up Pull Down Termination

Resistor values are typically for 3.3V operation
For 2.5V operation, the resistor to ground is 62 ohms and the resistor to supply is 240 ohms

There are numerous application notes on terminating and interfacing PECL logic and the two most common methods are a single resistor to ground, Figure 6, and a pull-up/pull-down scheme as shown in Figure 7. An AC coupling capacitor is optional, depending on the application and the input logic requirements of the next stage.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

LVDS Application Diagrams




Figure 8 - LVDS to LVDS, internal 100Ω

Some LVDS structures have an internal 100 ohm resistor on the input and do not need additional components.




Figure 9 - LVDS to LVDS, External 100Ω and AC blocking caps

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

Typical Characteristics




Figure 10 - Typical Phase Noise/Jitter Performance - INTEGER Mode




Figure 11 - Typical VC Pull

Reliability

VI qualification includes aging at various extreme temperatures, shock and vibration, temperature cycling, and IR reflow simulation. The VX-722 family is capable of meeting the following qualification tests:

Environmental Compliance	
Parameter	Conditions
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solvents	MIL-STD-883, Method 2016
Moisture Sensitivity Level	IPC/JEDEC J-STD-020, MSL1

Handling Precautions

Although ESD protection circuitry has been designed into the VX-722 proper precautions should be taken when handling and mounting. VI employs a human body model (HBM) and a charged-device model (CDM) for ESD susceptibility testing and design protection evaluation.


ESD Ratings		
Model	Minimum	Conditions
Human Body Model	1000V	MIL-STD-883, Method 3015
Charged Device Model	900V	JEDEC, JESD22-C101
Machine Model	200 V	JEDEC, JESD22-A115-A


Reflow Profile (IPC/JEDEC J-STD-020)

Parameter	Symbol	Value
PreHeat Time	t_s	60 sec Min, 180 sec Max
Ramp Up	R_{UP}	3 °C/sec Max
Time Above 217 °C	t_L	60 sec Min, 150 sec Max
Time To Peak Temperature	T_{AMB-P}	480 sec Max
Time at 260 °C	t_p	20 sec Min, 40 sec Max
Ramp Down	R_{DN}	6 °C/sec Max

The device has been qualified to meet the JEDEC standard for Pb-Free assembly. The temperatures and time intervals listed are based on the Pb-Free small body requirements. The temperatures refer to the topside of the package, measured on the package body surface. The VX-722 device is hermetically sealed so an aqueous wash is not an issue.


Terminal Plating: Electrolytic Ni > 1.9µm
Electrolytic Au > 0.7µm





Y = Year
WW = Week
C = Option Codes
XX/XX = Frequency1/Frequency2
(See Ordering Info)

mm
[inch]



Pin Out



Pin	Symbol	Function
1	V_C	Control Voltage
2	FS	Frequency Select ¹
3	GND	Case and Electrical Ground
4	Output	Output
5	COutput (N/A for LVC MOS)	Complementary Output (N/C for LVC MOS)
6	V_{DD}	Power Supply Voltage

1: Frequency Select is internally pulled to V_{DD} with a 30 k Ω resistor.

Frequency Select

FS	Voltage Range	Result
H	$(5V_{CC} / 6)$ to V_{CC}	F2
M	$(V_{CC}/2) \pm 15\% (V_{CC}/2)$	Output Disable
L	Gnd to $(V_{CC} / 6)$	F1

Tape & Reel (EIA-481-2-A)



Tape Dimensions (mm)						Reel Dimensions (mm)							
Dimension	W	F	Do	Po	P1	A	B	C	D	N	W1	W2	# Per Reel
Tolerance	Typ	Typ	Typ	Typ	Typ	Typ	Min	Typ	Min	Min	Typ	Max	Reel
VX-722	16	7.5	1.5	4	8	178	1.5	13	20.2	50	16.4	22.4	200

VX - 722 - E C E - K E N A - F1/F2**Product Family**

VX:VCXO

Package

722: 5 x 7 x 1.8 mm

Dual

Supply

E: 3.3 V

H: 2.5 V

Output

A: LVCMOS

C: LVPECL

D: LVDS

Operating Temperature

T: 0/70°C

E: -40/85 °C

Frequency (See Table)

F1, F2

Performance Options

N: Standard

A: < 500 fs-rms Jitter

Future

N: N/A

Stability

X: Standard

E: ±20ppm Temperature Stability

Absolute Pull Range

K: ± 50 ppm

Example: VX-722-ECE-KXCN-PH/T6**For Additional Information, Please Contact*****USA:***

Vectron International
267 Lowell Road
Hudson, NH 03051
Tel: 1.888.328.7661
Fax: 1.888.329.8328

Europe:

Vectron International
Landstrasse, D-74924
Neckarbischofsheim, Germany
Tel: +49 (0) 3328.4784.17
Fax: +49 (0) 3328.4784.30

Asia:

Vectron International
1589 Century Avenue, the 19th Floor
Chamtime International Financial Center
Shanghai, China
Tel: 86.21.6081.2888
Fax: 86.21.6163.3598

Disclaimer

Vectron International reserves the right to make changes to the product(s) and or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.