

16K (2K x 8)
Parallel
EEPROMs

Features


- · Fast Read Access Time 150 ns
- · Fast Byte Write 1 ms
- Self-Timed Byte Write Cycle
 - Internal Address and Data Latches
 - Internal Control Timer
 - Automatic Clear Before Write
- Direct Microprocessor Control
 - DATA POLLING
 - READY/BUSY Open Drain Output
- Low Power
 - 30 mA Active Current
 - 100 µa CMOS Standby Current
- High Reliability
 - Endurance: 104 or 105 Cycles
 - Data Retention: 10 Years
- 5V ± 10% Supply
- . CMOS & TTL Compatible Inputs and Outputs
- JEDEC Approved Byte Wide Pinout
- Commercial and Industrial Temperature Ranges
- . Full Military, Commercial and Industrial Temperature Ranges Including High Rel


Description

The FT28C17 is a low-power, high-performance Electrically Erasable and Program-mable Read Only Memory with easy to use features. The FT28C17 is a 16K memory organised as 2,048 words by 8 bits. The device is manufactured with Force's reliable nonvolatile CMOS technology. (continued)

Pin Configurations

Pin Name	Function	
A0 - A10	Addresses	
CE	Chip Enable	
ŌE	Output Enable	
WE	Write Enable	
1/00 - 1/07	Data Inputs/Outputs	
RDY/BUSY	Ready/Busy Output	
NC	No Connect	
DC	Don't Connect	





Note: PLCC package pins 1 and 17 are DON'T CONNECT.






The FT28C17 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for detecting the end of a write cycle, level detection of RDY/BUSY and DATA POLLING of I/O₇. Once the end of a write cycle has been detected, a new access for a read or a write can begin.

The CMOS technology offers fast access times of 150 ns at low power dissipation. When the chip is deselected the standby current is less than $100 \, \mu A$.

Force's FT28C17 has additional features to ensure high quality and manufacturability. The device utilises error correction internally for extended endurance and for improved data retention characteristics. An extra 32 bytes of EEPROM are available for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability



16K (2K x 8) Parallel EEPROMs

Device Operation

READ: The FT28C17 is accessed like a Static RAM. When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low and $\overline{\text{WE}}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the FT28C17 is similar to writing into a Static RAM. A low pulse on the \overline{WE} or \overline{CE} input with \overline{OE} high and \overline{CE} or \overline{WE} low (respectively) initiates a byte write. The address location is latched on the last falling edge of \overline{WE} (or \overline{CE}); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle. RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain

connection allows for OR-tying of several devices to the same RDY/BUSY line.

DATA POLLING: The FT28C17 provides DATA POLLING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O₇ (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways: (a) V_{CC} sense—if V_{CC} is below 3.8V (typical) the write function is inhibited; (b) V_{CC} power on delay once V_{CC} has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write; and (c) write inhibit—holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the FT28C17 may be set to the high state by the CHIP CLEAR operation. By setting $\overline{\text{CE}}$ low and $\overline{\text{OE}}$ to 12 volts, the chip is cleared when a 10 msec low pulse is applied to $\overline{\text{WE}}$.

DEVICE IDENTIFICATION: An extra 32 bytes of EEPROM memory are available to the user for device identification. By raising A9 to 12 \pm 0.5V and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.



16K (2K x 8) Parallel EEPROMs

DC and AC Operating Range

		FT28C17	
Operating	Com.	0°C - 70°C	
Temperature (Case)	Ind.	-40°C - 85°C	
	Mil	-55°C - 125°C	
V _{CC} Power Supply		5V ± 10%	

Operating Modes

Mode	CE	ŌĒ	WE	1/0
Read	V _{IL}	V _{IL}	V_{IH}	D _{OUT}
Write ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	X	High
Write Inhibit	Х	x	V _{IH}	
Write Inhibit	Х	V _{IL}	X	
Output Disable	x	V _{IH}	x	High
Chip Erase	V _{IL}	V _H (3)	V _{IL} Hi	gh Z

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC Programming Waveforms.

3. $V_H = 12.0V \pm 0.5V$.

DC Characteristics

Symbol	Parameter	Condition	Condition		Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC} + 1V			10	μА
I _{LO}	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$			10	μА
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V \text{ to } V_{CC} + 1.0$	V		100	μА
		<u></u>	Com.		2	mA
SB2	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC} + 1.0V	Ind.		3	mA
*	V A # 0 140	f = 5 MHz; I _{OUT} = 0 mA	Com.		30	mA
Icc	V _{CC} Active Current AC	CE = V _{IL}	Ind.		45	mA
V _{IL}	Input Low Voltage				0.8	V
V _{IH}	Input High Voltage			2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA = 4.0 for RDY/BUSY			.4	v
V _{OH}	Output High Voltage	I _{OH} = -400 μA		2.4		V






AC Read Characteristics

		Typical			
Symbol	Parameter	Min	Max	Units	
t _{ACC}	Address to Output Delay		150	ns	
t _{CE} ⁽¹⁾	CE to Output Delay		150	ns	
t _{OE} ⁽²⁾	OE to Output Delay	10	70	ns	
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE High to Output Float	0	50	ns	
t _{OH}	Output Hold from $\overline{\text{OE}}$, $\overline{\text{CE}}$ or Address, whichever occurred first	0		ns	






Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .

- 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
- 4. This parameter is characterised and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}\text{C}^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	V _{IN} = 0V
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. This parameter is characterised and is not 100% tested.




16K (2K x 8) Parallel EEPROMs

AC Write Characteristics


Symbol	Parameter	Min	Тур	Max	Units	
t _{AS} , t _{OES}	Address, OE Set-up Time		10			ns
t _{AH}	Address Hold Time		50			ns
t _{WP}	Write Pulse Width (WE or CE)		100		1000	ns
t _{DS}	Data Set-up Time		50			ns
t _{DH} , t _{OEH}	Data, OE Hold Time		10			ns
t _{cs} , t _{ch}	CE to WE and WE to CE Set-up and Hold Time		0			ns
t _{DB}	Time to Device Busy				50	ns
t _{WC}	Write Cycle Time	FT28C17		0.5	1.0	ms

AC Write Waveforms

WE Controlled



CE Controlled






Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{WR}	Write Recovery Time	0			ns


Notes: 1. These parameters are characterised and not 100% tested.

2. See AC Read Characteristics.

Data Polling Waveforms



Chip Erase Waveforms



$$\begin{split} t_{S} &= t_{H} = 1 \; \mu sec \; (min.) \\ t_{W} &= 10 \; m sec \; (min.) \\ V_{H} &= 12.0 \pm 0.5 V \end{split}$$



FT28C17 16K (2K x 8) Parallel

EEPROMs

Ordering Information⁽¹⁾

t _{ACC}	Icc	(mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
150	30	0.1	FT28C17(E)-15JC FT28C17(E)-15PC FT28C17(E)-15SC	32J 28P6 28S	Commercial (0°C to 70°C)	
	45	0.1	FT28C17(E)-15JI FT28C17(E)-15PI FT28C17(E)-15SI	32J 28P6 28S	Industrial (-40°C to 85°C)	
			FT28C17(E)-15DMB	28D6	Military/883 M5004 (-55°C to 125°C)	
200	30	0.1	FT28C17(E)-20DC FT28C17(E)-20JC FT28C17(E)-20PC FT28C17(E)-20SC	32J 28P6 28S	Commercial (0°C to 70°C)	
200 45	0 45	0 45	0.1	FT28C17(E)-20DI FT28C17(E)-20JI FT28C17(E)-20PI FT28C17(E)-20DI	32J 28P6 28S	Industrial (-40°C to 85°C)
			FT28C17(E)-20DMB	28D6	Military/883 M5004 (-55°C to 125°C)	
250	30	0.1	FT28C17(E)-25DC FT28C17(E)-25JC FT28C17(E)-25PC FT28C17(E)-25SC	32J 28P6 28S	Commercial (0°C to 70°C)	
250	45	0.1	FT28C17(E)-25DI FT28C17(E)-25DI FT28C17(E)-25PI FT28C17(E)-25SI	32J 28P6 28S	Industrial (-40°C to 85°C)	
			FT28C17(E)-25DMB	28D6	Military/883 M5004 (-55°C to 125°C)	

Note: 1. See Valid Part Number Table On Next Page



16K (2K x 8) Parallel EEPROMs

Valid Part Numbers

The following table lists standard Force products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations	
FT28C17	15	DC,JC,JI,PC,PI,SC,SI,DM/DMB	
FT28C17E	15	DC,JC,JI,PC,PI,SC,SI,DM/DMB	
FT7C17	20	DC,JC,JI,PC,PI,SC,SI,DM/DMB	
FT28C17E	20	DC,JC,JI,PC,PI,SC,SI,DM/DMB	
FT28C17	25	DC,JC,JI,PC,PI,SC,SI,DM/DMB	
FT28C17E	25	DC,JC,JI,PC,PI,SC,SI,DM/DMB	
FT7C17	35	DC,JC,JI,PC,PI,SC,SI,DM/DMB	
FT28C17E	35	DC,JC,JI,PC,PI,SC,SI,DM/DMB	_


Die Products

Reference Section: Parallel EEPROM Die Products


	Package Type	
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)	
28P6	28-Lead, 0.600" Wide, Plastic Dull Inline Package (PDIP)	
28S	28-Lead, 0.300" Wide, Plastic Gull Wing, Small Outline (SOIC)	
	Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms	
E	High Endurance Option: Endurance = 100K Write Cycles	




NORMALIZED SUPPLY CURRENT vs.




NORMALIZED SUPPLY CURRENT vs. ADDRESS FREQUENCY




OUTPUT SINK CURRENT vs.




NORMALIZED SUPPLY CURRENT vs.



NORMALIZED ACCESS TIME vs.




OUTPUT SOURCE CURRENT vs.






Packaging Information


32J, 32-Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-018 AA




28P6, 28-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-011 AB



28S, 24-Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters)







Ashley Crt, Henley, Marlborough, Wilts, SN8 3RH UK

Tel: +44(0)1264 731200 Fax:+44(0)1264 731444

E-mail

sales@forcetechnologies.co.uk

www.forcetechnologies.co.uk

Unless otherwise stated in this SCD/Data sheet, Force Technologies Ltd reserve the right to make changes, without notice, in the products, Includ -ing circuits, cells and/or software, described or contained herein in order to improve design and/or performance. Force Technologies resumes no responsibility or liability for the use of any of these products, conveys no licence or any title under patent, copyright, or mask work to these products, and makes no representation or warranties that that these products are free f rom patent, copyright or mask work infringement, unless otherwise specified.

Life Support Applications

Force Technologies products are not designed for use in life support appliances, devices or systems where malfunction of a Force Technologies product can reasonably be expected to result in a personal injury. Force Technologies customers using or selling Force Technologies products for use in such applications do so at their own risk and agree to fully indemnify Force Technologies for any damages resulting from such improper use or sale.

All trademarks acknowledged

Copyright Force Technologies Ltd 2007