


**VERY FAST CMOS 1 Megabit (1M x 1) SRAM**

- 1 Megabit CMOS FAST SRAM
- EQUAL CYCLE AND ACCESS TIMES:  
15, 17, 20, 25ns
- LOW  $V_{CC}$  DATA RETENTION: 2V
- SEPARATE DATA INPUT AND OUTPUT
- JEDEC PLASTIC SOJ, 400 mil PACKAGE




**DESCRIPTION**

The M621100 is a 1 Megabit Fast CMOS SRAM, organized as 1,048,576 by 1 bit. It is fabricated using SGS-THOMSON's Advanced, low power, high performance, CMOS technology. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single  $5V \pm 10\%$  supply, and all inputs and outputs are TTL compatible.

**Table 1. Signal Names**

|           |                |
|-----------|----------------|
| A0 - A19  | Address Inputs |
| D         | Data Input     |
| Q         | Data Output    |
| $\bar{E}$ | Chip Enable    |
| $\bar{W}$ | Write Enable   |
| $V_{CC}$  | Supply Voltage |
| $V_{SS}$  | Ground         |

**Figure 1. Logic Diagram**



**Table 2. Absolute Maximum Ratings**

| Symbol                         | Parameter                     | Value                         | Unit |
|--------------------------------|-------------------------------|-------------------------------|------|
| T <sub>A</sub>                 | Ambient Operating Temperature | 0 to 70                       | °C   |
| T <sub>STG</sub>               | Storage Temperature           | -65 to 150                    | °C   |
| V <sub>IO</sub> <sup>(1)</sup> | Input or Output Voltages      | -0.5 to V <sub>CC</sub> + 0.5 | V    |
| V <sub>CC</sub>                | Supply Voltage                | -0.5 to 7                     | V    |
| I <sub>O</sub> <sup>(2)</sup>  | Output Current                | 20                            | mA   |
| PD                             | Power Dissipation             | 1                             | W    |


Notes: 1. Up to a maximum operating V<sub>CC</sub> of 5.5V only.  
 2. One output at a time, not to exceed 1 second duration.

**Table 3. Operating Modes**

| Mode     | $\bar{E}$       | $\bar{W}$       | D          | Q           | Power   |
|----------|-----------------|-----------------|------------|-------------|---------|
| Read     | V <sub>IL</sub> | V <sub>IH</sub> | X          | Data Output | Active  |
| Write    | V <sub>IL</sub> | V <sub>IL</sub> | Data Input | Hi-Z        | Active  |
| Deselect | V <sub>IH</sub> | X               | X          | Hi-Z        | Standby |

Note: X = V<sub>IH</sub> or V<sub>IL</sub>

**Figure 2. SOJ Pin Connections**



Warning: NC = No Connection.

**READ MODE**

The M621100 is in the Read mode whenever Write Enable ( $\bar{W}$ ) is High and Chip Enable ( $\bar{E}$ ) is asserted. This provides access to data from one of the 1,048,576 locations in the static memory array, specified by the 20 address inputs. Valid data will be available at the output pin (Q) within t<sub>AVQV</sub> after the last stable address, providing  $\bar{E}$  is Low. If Chip Enable access time is not met, data access will be measured from the limiting parameter (t<sub>ELQV</sub>) rather than the address. Data out may be indeterminate at t<sub>ELQX</sub>, but data lines will always be valid at t<sub>AVQV</sub>.

**WRITE MODE**

The M621100 is in the Write mode whenever the  $\bar{W}$  and  $\bar{E}$  pins are Low. Either the Chip Enable input ( $\bar{E}$ ) or the write input  $\bar{W}$  must be de-asserted during Address transitions for subsequent write cycles. Write begins with the concurrence of Chip Enable being active with  $\bar{W}$  Low. Therefore, address setup time is referenced to Write Enable and Chip Enable as t<sub>AVWL</sub> and t<sub>AVEL</sub> respectively, and is determined by the latter occurring edge. The Write cycle can be terminated by the earlier rising edge of  $\bar{E}$  or  $\bar{W}$ . If the Output is enabled ( $\bar{E}$  Low), then  $\bar{W}$  will return the output to high impedance within t<sub>WLQZ</sub> of its falling edge. Data input must be valid for t<sub>DVWH</sub>

**WRITE MODE** (cont'd)

before the rising edge of Write Enable, or for  $t_{DVEH}$  before the rising edge of  $\bar{E}$  whichever occurs first, and remain valid for  $t_{WHDX}$  or  $t_{EHDX}$ .


**OPERATIONAL MODE**

The M621100 has a Chip Enable power down feature which invokes an automatic standby mode whenever either Chip Enable is de-asserted ( $\bar{E}$  High). Operational modes are determined by device control inputs  $\bar{W}$ , and  $\bar{E}$  as summarized the Operating Mode table.

**AC MEASUREMENT CONDITIONS**

|                                       |                     |
|---------------------------------------|---------------------|
| Input Rise and Fall Times             | $\leq 1.5\text{ns}$ |
| Input Pulse Voltages                  | 0 to 3V             |
| Input and Output Timing Ref. Voltages | 1.5V                |

Note that Output Hi-Z is defined as the point where data is no longer driven.

**Figure 3. AC Testing Load Circuit****Table 4. Capacitance** <sup>(1)</sup> ( $T_A = 25\text{ }^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

| Symbol                   | Parameter          | Test Condition        | Min | Max | Unit |
|--------------------------|--------------------|-----------------------|-----|-----|------|
| $C_{IN}$                 | Input Capacitance  | $V_{IN} = 0\text{V}$  |     | 6   | pF   |
| $C_{OUT}$ <sup>(2)</sup> | Output Capacitance | $V_{OUT} = 0\text{V}$ |     | 8   | pF   |

Notes: 1. Sampled, not 100% tested  
2. Output deselected

**Table 5. DC Characteristics** ( $T_A = 0$  to  $70$  °C,  $V_{CC} = 5V \pm 10\%$ )

| Symbol          | Parameter                     | Test Condition                                     | Min  | Max            | Unit    |
|-----------------|-------------------------------|--|------|----------------|---------|
| $I_{LI}$        | Input Leakage Current         | $0V \leq V_{IN} \leq V_{CC}$                       |      | $\pm 1$        | $\mu A$ |
| $I_{LO}$        | Output Leakage Current        | $0V \leq V_{OUT} \leq V_{CC}$                      |      | $\pm 5$        | $\mu A$ |
| $I_{CC}^{(1)}$  | Supply Current                | $V_{CC} = 5.5V, (-15 \ \& \ -17)$                  |      | 160            | mA      |
|                 |                               | $V_{CC} = 5.5V, (-20)$                             |      | 140            | mA      |
|                 |                               | $V_{CC} = 5.5V, (-25)$                             |      | 130            | mA      |
| $I_{CC1}^{(2)}$ | Supply Current (Standby) TTL  | $V_{CC} = 5.5V, \bar{E} = V_{IH}, f = 0$           |      | 25             | mA      |
| $I_{CC1}^{(3)}$ | Supply Current (Standby) CMOS | $V_{CC} = 5.5V, \bar{E} \geq V_{CC} - 0.2V, f = 0$ |      | 4              | mA      |
| $V_{IL}$        | Input Low Voltage             |  | -0.3 | 0.8            | V       |
| $V_{IH}$        | Input High Voltage            |  | 2.2  | $V_{CC} + 0.3$ | V       |
| $V_{OL}$        | Output Low Voltage            | $I_{OL} = 8mA$                                     |      | 0.4            | V       |
| $V_{OH}$        | Output High Voltage           | $I_{OH} = -4mA$                                    | 2.4  |                | V       |

Notes: 1. Average AC current. Outputs open, cycling at  $t_{AVAV}$  minimum

2. All other Inputs at  $V_{IL} \leq 0.8V$  or  $V_{IH} \geq 2.2V$

3. All other Inputs at  $V_{IL} \leq 0.2V$  or  $V_{IH} \geq V_{CC} - 0.2V$

**Table 6. Read and Standby Modes AC Characteristics** ( $T_A = 0$  to  $70$ °C,  $V_{CC} = 5V \pm 10\%$ )

| Symbol           | Parameter                               | M621100 |     |     |     |     |     |     |     | Unit |
|------------------|---|---------|-----|-----|-----|-----|-----|-----|-----|------|
|                  |   | -15     |     | -17 |     | -20 |     | -25 |     |      |
|                  |   | Min     | Max | Min | Max | Min | Max | Min | Max |      |
| $t_{AVAV}$       | Read Cycle Time                         | 15      |     | 17  |     | 20  |     | 25  |     | ns   |
| $t_{AVQV}^{(1)}$ | Address Valid to Output Valid           |         | 15  |     | 17  |     | 20  |     | 25  | ns   |
| $t_{ELQV}^{(1)}$ | Chip Enable Low to Output Valid         |         | 15  |     | 17  |     | 20  |     | 25  | ns   |
| $t_{ELQX}^{(2)}$ | Chip Enable Low to Output Transition    | 2       |     | 2   |     | 2   |     | 2   |     | ns   |
| $t_{EHQZ}^{(2)}$ | Chip Enable High to Output Hi-Z         | 0       | 8   | 0   | 10  | 0   | 10  | 0   | 10  | ns   |
| $t_{AXQX}^{(1)}$ | Address Transition to Output Transition | 3       |     | 3   |     | 3   |     | 3   |     | ns   |
| $t_{PU}^{(3)}$   | Chip Enable Low to Power Up             | 0       |     | 0   |     | 0   |     | 0   |     | ns   |
| $t_{PD}^{(3)}$   | Chip Enable High to Power Down          |         | 15  |     | 17  |     | 20  |     | 25  | ns   |

Notes: 1.  $C_L = 30pF$

2.  $C_L = 5pF$

3. Measured to 50% point between  $I_{CC}$  and  $I_{CC1}$ .

Figure 4. Read Mode AC Waveforms





Figure 5. Standby Mode AC Waveforms



**Table 7. Write Mode AC Characteristics** ( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

| Symbol           | Parameter                               | M621100 |     |     |     |     |     |     |     | Unit |
|------------------|---|---------|-----|-----|-----|-----|-----|-----|-----|------|
|                  |   | -15     |     | -17 |     | -20 |     | -25 |     |      |
|                  |   | Min     | Max | Min | Max | Min | Max | Min | Max |      |
| $t_{AVAV}$       | Write Cycle Time                        | 15      |     | 17  |     | 20  |     | 25  |     | ns   |
| $t_{AVWL}$       | Address Valid to Write Enable Low       | 0       |     | 0   |     | 0   |     | 0   |     | ns   |
| $t_{AVWH}$       | Address Valid to Write Enable High      | 12      |     | 12  |     | 12  |     | 15  |     | ns   |
| $t_{AVEH}$       | Address Valid to Chip Enable High       | 12      |     | 12  |     | 12  |     | 15  |     | ns   |
| $t_{WLWH}$       | Write Enable Pulse Width                | 10      |     | 12  |     | 12  |     | 15  |     | ns   |
| $t_{WHAX}$       | Write Enable High to Address Transition | 0       |     | 0   |     | 0   |     | 0   |     | ns   |
| $t_{WHDX}$       | Write Enable High to Input Transition   | 0       |     | 0   |     | 0   |     | 0   |     | ns   |
| $t_{EHDX}$       | Chip Enable High to Input Transition    | 0       |     | 0   |     | 0   |     | 0   |     | ns   |
| $t_{WHQX}^{(1)}$ | Write Enable High to Output Transition  | 0       |     | 0   |     | 0   |     | 0   |     | ns   |
| $t_{WLQZ}^{(1)}$ | Write Enable Low to Output Hi-Z         | 0       | 8   | 0   | 8   | 0   | 10  | 0   | 12  | ns   |
| $t_{AVEL}$       | Address Valid to Chip Enable Low        | 0       |     | 0   |     | 0   |     | 0   |     | ns   |
| $t_{ELEH}$       | Chip Enable Low to Chip Enable High     | 10      |     | 12  |     | 12  |     | 15  |     | ns   |
| $t_{EHAX}$       | Chip Enable High to Address Transition  | 0       |     | 0   |     | 0   |     | 0   |     | ns   |
| $t_{DVWH}$       | Input Valid to Write Enable High        | 8       |     | 10  |     | 12  |     | 12  |     | ns   |
| $t_{DVEH}$       | Input Valid to Chip Enable High         | 8       |     | 10  |     | 12  |     | 12  |     | ns   |

Note: 1.  $C_L = 5\text{pF}$

**Figure 6. Write Enable Controlled, Write AC Waveforms**






Figure 7. Chip Enable Controlled, Write AC Waveforms


Table 8. Low  $V_{CC}$  Data Retention Characteristics ( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ )

| Symbol            | Parameter                       | Test Condition  | Min | Max        | Unit          |
|-------------------|---------------------------------|---|-----|------------|---------------|
| $I_{CC2}^{(1)}$   | Supply Current (Data Retention) | $V_{CC} = 3V$ ,<br>$\bar{E} \geq V_{CC} - 0.3V$ , $f = 0$ |     | 1000       | $\mu\text{A}$ |
| $V_{DR}^{(1)}$    | Supply Voltage (Data Retention) | $\bar{E} \geq V_{CC} - 0.3V$ , $f = 0$                    | 2   | 4.5        | V             |
| $t_{CDR}^{(1,2)}$ | Chip Disable to Power Down      | $\bar{E} \geq V_{CC} - 0.3V$ , $f = 0$                    | 0   |            | ns            |
| $t_R^{(2)}$       | Operation Recovery Time         |   |     | $t_{AVAV}$ | ns            |

Note: 1. All other inputs  $V_{IH} \geq V_{CC} - 0.3V$  or  $V_{IL} \leq 0.3V$   
 2. See Figure 8 for measurement points. Guaranteed but not tested

Figure 8. Low  $V_{CC}$  Data Retention AC Waveforms

**ORDERING INFORMATION**



For a list of available options of Speed, Package and Temperature Range refer to the Selector Guide in this Data Book or the current Memory Shortform that will be periodically up-dated.

For further information on any aspect of this device, please contact our Sales Office nearest to you.