

TrenchMOS™ transistor

Logic level FET

BUK9840-55

GENERAL DESCRIPTION



N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mounting. The device features very low on-state resistance and has integral zener diodes giving ESD protection. It is intended for use in automotive and general purpose switching applications.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | MAX. | UNIT |
|--------------|---|------|------------------|
| V_{DS} | Drain-source voltage | 55 | V |
| I_D | Drain current | 10.7 | A |
| P_{tot} | Total power dissipation | 1.8 | W |
| T_j | Junction temperature | 150 | °C |
| $R_{DS(ON)}$ | Drain-source on-state resistance $V_{GS} = 5\text{ V}$ | 40 | $\text{m}\Omega$ |

PINNING - SOT223

| PIN | DESCRIPTION |
|-----|-------------|
| 1 | gate |
| 2 | drain |
| 3 | source |
| 4 | drain (tab) |

PIN CONFIGURATION**SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|----------------|----------------------------------|--------------------------------------|------|------|------------------|
| V_{DS} | Drain-source voltage | - | - | 55 | V |
| V_{DGR} | Drain-gate voltage | $R_{GS} = 20\text{ k}\Omega$ | - | 55 | V |
| $\pm V_{GS}$ | Gate-source voltage | - | - | 10 | V |
| I_D | Drain current (DC) | $T_{sp} = 25\text{ }^\circ\text{C}$ | - | 10.7 | A |
| I_D | Drain current (DC) | On PCB in Fig.19 | - | 5 | A |
| I_D | Drain current (DC) | $T_{amb} = 25\text{ }^\circ\text{C}$ | - | 3.1 | A |
| I_{DM} | Drain current (pulse peak value) | On PCB in Fig.19 | - | 40 | A |
| P_{tot} | Total power dissipation | $T_{sp} = 25\text{ }^\circ\text{C}$ | - | 8.3 | W |
| P_{tot} | Total power dissipation | $T_{sp} = 25\text{ }^\circ\text{C}$ | - | 1.8 | W |
| T_{stg}, T_j | Storage & operating temperature | On PCB in Fig.19 | - | 150 | $^\circ\text{C}$ |
| | | $T_{amb} = 25\text{ }^\circ\text{C}$ | -55 | | |

ESD LIMITING VALUE

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|--------|---|--|------|------|------|
| V_C | Electrostatic discharge capacitor voltage | Human body model (100 pF, 1.5 k Ω) | - | 2 | kV |

TrenchMOS™ transistor

Logic level FET

BUK9840-55

THERMAL RESISTANCES

| SYMBOL | PARAMETER | CONDITIONS | TYP. | MAX. | UNIT |
|-----------------|-------------------------------|--------------------------|------|------|------|
| $R_{th\ i-sp}$ | From junction to solder point | Mounted on any PCB | 12 | 15 | K/W |
| $R_{th\ j-amb}$ | From junction to ambient | Mounted on PCB of Fig.18 | - | 70 | K/W |

STATIC CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-------------------|----------------------------------|---|---|-----------------|------|------------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$ | 55 | - | - | V |
| $V_{GS(TO)}$ | Gate threshold voltage | $V_{DS} = V_{GS}; I_D = 1 \text{ mA}$ | 50 $T_j = -55^\circ\text{C}$ 1.0 $T_j = 150^\circ\text{C}$ 0.6 $T_j = -55^\circ\text{C}$ | - 1.5 2.0 | - | V |
| I_{DSS} | Zero gate voltage drain current | $V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}$ | - | 0.05 | 10 | μA |
| I_{GSS} | Gate source leakage current | $V_{GS} = \pm 5 \text{ V}$ | - | 0.02 | 100 | μA |
| $\pm V_{(BR)GSS}$ | Gate source breakdown voltage | $I_G = \pm 1 \text{ mA}$ | 10 | - | - | V |
| $R_{DS(on)}$ | Drain-source on-state resistance | $V_{GS} = 5 \text{ V}; I_D = 5 \text{ A}$ | - | 30 | 40 | $\text{m}\Omega$ |
| | | | | | 74 | $\text{m}\Omega$ |
| | | | | | | |

DYNAMIC CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---|--|---|------------------|----------------------|-------------------------|----------------------|
| g_{fs} | Forward transconductance | $V_{DS} = 25 \text{ V}; I_D = 5 \text{ A}; T_j = 25^\circ\text{C}$ | 11 | 19 | - | S |
| C_{iss} C_{oss} C_{rss} | Input capacitance Output capacitance Feedback capacitance | $V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$ | - - - | 1050 205 110 | 1400 245 150 | pF pF pF |
| $t_{d\ on}$ t_r $t_{d\ off}$ t_f | Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time | $V_{DD} = 30 \text{ V}; I_D = 9 \text{ A};$ $V_{GS} = 5 \text{ V}; R_G = 10 \Omega;$ $T_j = 25^\circ\text{C}$ | - - - - | 17 65 70 70 | 25 100 105 105 | ns ns ns ns |

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = -55$ to 175°C unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------------------|---|--|--------|-------------|-----------|---------------------|
| I_{DR} | Continuous reverse drain current | $T_{sp} = 25^\circ\text{C}$ | - | - | 10.7 | A |
| I_{DRM} V_{SD} | Pulsed reverse drain current Diode forward voltage | $T_{sp} = 25^\circ\text{C}$ $I_F = 5 \text{ A}; V_{GS} = 0 \text{ V}$ | - - | 0.85 1.1 | 40 1.1 | A V |
| t_{rr} Q_{rr} | Reverse recovery time Reverse recovery charge | $I_F = 5 \text{ A}; -di_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = -10 \text{ V}; V_R = 30 \text{ V}$ | - - | 45 .3 | - - | ns μC |

TrenchMOS™ transistor
Logic level FET

BUK9840-55

AVALANCHE LIMITING VALUE

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------|---|---|------|------|------|------|
| W_{DSS} | Drain-source non-repetitive unclamped inductive turn-off energy | $I_D = 3.6 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $V_{GS} = 5 \text{ V}$; $R_{GS} = 50 \Omega$; $T_{sp} = 25^\circ\text{C}$ | - | - | 60 | mJ |




Fig. 1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D,25^\circ\text{C}} = f(T_{sp})$




Fig. 3. Safe operating area. $T_{sp} = 25^\circ\text{C}$
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig. 2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D,25^\circ\text{C}} = f(T_{sp})$; conditions: $V_{GS} \geq 5 \text{ V}$




Fig. 4. Transient thermal impedance.
 $Z_{th,sp} = f(t)$; parameter $D = t/T$

TrenchMOS™ transistor

Logic level FET

BUK9840-55




Fig.5. Typical output characteristics, $T_J = 25^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig.8. Typical transconductance, $T_J = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{V}$




Fig.6. Typical on-state resistance, $T_J = 25^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig.9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_m)$; $I_D = 5\text{A}$; $V_{GS} = 5\text{V}$




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{V}$; parameter T_J




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_J)$; conditions: $I_D = 1\text{mA}$; $V_{DS} = V_{GS}$

TrenchMOS™ transistor Logic level FET

BUK9840-55




Fig. 11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25^\circ\text{C}$; $V_{DS} = V_{GS}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0\text{ V}$; parameter T_j




Fig. 12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$




Fig. 15. Normalised avalanche energy rating.
 $WD_{SS}\% = f(T_{sp})$; conditions: $I_D = 3.6\text{ A}$




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 9\text{ A}$; parameter V_{DS}





Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{BD})$

**TrenchMOS™ transistor
Logic level FET****BUK9840-55**


**TrenchMOS™ transistor
Logic level FET****BUK9840-55****PRINTED CIRCUIT BOARD***Dimensions in mm.*

Fig.18. PCB for thermal resistance and power rating for SOT223.
PCB: FR4 epoxy glass (1.6 mm thick), copper laminate (35 μm thick).