

# TrenchMOS™ transistor

## Logic level FET

BUK9840-55

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mounting. The device features very low on-state resistance and has integral zener diodes giving ESD protection. It is intended for use in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	55	V
$I_D$	Drain current	10.7	A
$P_{tot}$	Total power dissipation	1.8	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	40	mΩ
	$V_{GS} = 5\text{ V}$		


### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	55	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	10	V
$I_D$	Drain current (DC)	$T_{sp} = 25\text{ }^\circ\text{C}$	-	10.7	A
$I_D$	Drain current (DC)	On PCB in Fig.19	-	5	A
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	3.1	A
$I_D$	Drain current (DC)	On PCB in Fig.19	-	3.1	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	3.1	A
$P_{tot}$	Total power dissipation	$T_{sp} = 25\text{ }^\circ\text{C}$	-	40	W
$P_{tot}$	Total power dissipation	On PCB in Fig.19	-	8.3	W
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	W
$T_{stg}, T_j$	Storage & operating temperature	-	-55	150	°C

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 kΩ)	-	2	kV

# TrenchMOS™ transistor

## Logic level FET

BUK9840-55

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	From junction to solder point	Mounted on any PCB	12	15	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	70	K/W

### STATIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$ $T_j = -55^\circ\text{C}$	55	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$ $T_j = 150^\circ\text{C}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 55\text{ V}; V_{GS} = 0\text{ V};$ $T_j = -55^\circ\text{C}$	-	-	2.3	V
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 5\text{ V}$ $T_j = 150^\circ\text{C}$	-	0.05	10	$\mu\text{A}$
$\pm V_{(BR)GSS}$	Gate source breakdown voltage	$I_G = \pm 1\text{ mA}$ $T_j = 150^\circ\text{C}$	-	-	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 5\text{ A}$ $T_j = 150^\circ\text{C}$	-	0.02	1	$\mu\text{A}$
			10	-	5	V
			-	30	40	$\text{m}\Omega$
			-	-	74	$\text{m}\Omega$

### DYNAMIC CHARACTERISTICS

$T_{mb} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5\text{ A}; T_j = 25^\circ\text{C}$	11	19	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1050	1400	pF
$C_{oss}$	Output capacitance		-	205	245	pF
$C_{rss}$	Feedback capacitance		-	110	150	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 9\text{ A};$ $V_{GS} = 5\text{ V}; R_G = 10\ \Omega;$ $T_j = 25^\circ\text{C}$	-	17	25	ns
$t_r$	Turn-on rise time		-	65	100	ns
$t_{d\ off}$	Turn-off delay time		-	70	105	ns
$t_f$	Turn-off fall time		-	70	105	ns

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = -55$  to  $175^\circ\text{C}$  unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	$T_{sp} = 25^\circ\text{C}$	-	-	10.7	A
$I_{DRM}$	Pulsed reverse drain current	$T_{sp} = 25^\circ\text{C}$	-	-	40	A
$V_{SD}$	Diode forward voltage	$I_F = 5\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	45	-	ns
$Q_{rr}$	Reverse recovery charge		-	.3	-	$\mu\text{C}$

TrenchMOS™ transistor  
Logic level FET

BUK9840-55







**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 3.6 \text{ A}$ ; $V_{DD} \leq 25 \text{ V}$ ; $V_{GS} = 5 \text{ V}$ ; $R_{GS} = 50 \Omega$ ; $T_{sp} = 25 \text{ }^\circ\text{C}$	-	-	60	mJ



TrenchMOS™ transistor  
Logic level FET

BUK9840-55



# TrenchMOS™ transistor Logic level FET

BUK9840-55




Fig. 11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25^\circ\text{C}$ ;  $V_{DS} = V_{GS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ; parameter  $T_j$




Fig. 12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{sp})$ ; conditions:  $I_D = 3.6\text{ A}$




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 9\text{ A}$ ; parameter  $V_{DS}$






Fig. 16. Avalanche energy test circuit.

$$W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS}' / (BV_{DSS}' - V_{DD})$$

TrenchMOS™ transistor  
Logic level FET

BUK9840-55



**TrenchMOS™ transistor**  
**Logic level FET****BUK9840-55****PRINTED CIRCUIT BOARD***Dimensions in mm.*

*Fig.18. PCB for thermal resistance and power rating for SOT223.  
PCB: FR4 epoxy glass (1.6 mm thick), copper laminate (35  $\mu$ m thick).*