

# ICS8741004I

PCI EXPRESS<sup>TM</sup>
JITTER ATTENUATOR

## GENERAL DESCRIPTION



The ICS8741004I is a high performance Differential-to-LVDS/HCSL Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are

generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The ICS8741004I has 3 PLL bandwidth modes: 200kHz, 400kHz, and 800kHz. The 200kHz mode will provide maximum jitter attenuation, but with higher PLL tracking skew and spread spectrum modulation from the motherboard synthesizer may be attenuated. 400kHz provides an intermediate bandwidth that can easily track triangular spread profiles, while providing good jitter attenuation. 800kHz bandwidth provides the best tracking skew and will pass most spread profiles, but the jitter attenuation will not be as good as the lower bandwidth modes. Because some 2.5Gb serdes have x20 multipliers while others have x25 multipliers, the 87410041 can be set for 1:1 mode or 5/4 multiplication mode (i.e. 100MHz input/125MHz output) using the FSEL pins.

The ICS8741004I uses ICS 3<sup>rd</sup> Generation FemtoClock<sup>™</sup> PLL technology to achive the lowest possible phase noise. The device is packaged in a 24 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express add-in cards.

## **F**EATURES

- · Two differential LVDS and two HCSL output pairs
- · One differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 98MHz 160MHz
- Input frequency range: 98MHz 128MHz
- VCO range: 490MHz 640MHz
- Cycle-to-cycle jitter: 15ps (typical)
- · 3.3V operating supply
- Three bandwidth modes allow the system designer to make jitter attenuation/tracking skew design trade-offs
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

#### PLL BANDWIDTH


BW SEL

0 = PLL Bandwidth: ~200kHz


Float = PLL Bandwidth: ~400kHz (Default)

1 = PLL Bandwidth: ~800kHz

# BLOCK DIAGRAM



# PIN ASSIGNMENT



## ICS8741004I 24-LeadTSSOP

4.40mm x 7.8mm x 0.92mm package body **G Package** Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



# ICS8741004I PCI EXPRESS<sup>TM</sup> JITTER ATTENUATOR

## TABLE 1. PIN DESCRIPTIONS

| Number | Name                         | Ту     | ре                  | Description   |
|--------|------------------------------|--------|---------------------|---|
| 1, 2   | nQA1, QA1                    | Output |                     | Differential output pair. LVDS interface levels.  |
| 3, 22  | V <sub>DDO</sub>             | Power  |                     | Output supply pins.   |
| 4, 5   | QA0, nQA0                    | Output |                     | Differential output pair. LVDS interface levels.  |
| 6      | MR                           | Input  | Pulldown            | Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (Qx) to go low and the inverted outputs (nQx) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. |
| 7      | BW_SEL                       | Input  | Pullup/<br>Pulldown | Selects PLL Bandwidth input. LVCMOS/LVTTL interface levels.   |
| 8      | nc                           | Unused |                     | No connect  |
| 9      | $V_{\scriptscriptstyle DDA}$ | Power  |                     | Analog supply pin.  |
| 10     | F_SELA                       | Input  | Pulldown            | Frequency select pin for QAx/nQAx outputs. LVCMOS/LVTTL interface levels.   |
| 11     | $V_{_{\mathrm{DD}}}$         | Power  |                     | Core supply pin.  |
| 12     | OEA                          | Input  | Pullup              | Output enable pin for QA pins. When HIGH, the QAx/nQAx outputs are active. When LOW, the QAx/nQAx outputs are in a high impedance state. LVCMOS/LVTTL interface levels.   |
| 13     | CLK                          | Input  | Pulldown            | Non-inverting differential clock input.   |
| 14     | nCLK                         | Input  | Pullup              | Inverting differential clock input.   |
| 15, 16 | GND                          | Power  |                     | Power supply ground.  |
| 17     | OEB                          | Input  | Pullup              | Output enable pin for QB pins. When HIGH, the QBx/nQBx outputs are active. When LOW, the QBx/nQBx outputs are in a high impedance state. LVCMOS/LVTTL interface levels.   |
| 18     | F_SELB                       | Input  | Pulldown            | Frequency select pin for QBx/nQBx outputs. LVCMOS/LVTTL interface levels.   |
| 19     | IREF                         | Input  |                     | A fixed precision resistor (RREF = $475\Omega$ ) from this pin to ground provides a reference current used for differential current-mode QB0/nQB0 clock outputs.  |
| 20, 21 | nQB0, QB0                    | Output |                     | Differential output pair. HCSL interface levels.  |
| 23, 24 | QB1, nQB1                    | Output |                     | Differential output pair. HCSL interface levels.  |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## TABLE 2. PIN CHARACTERISTICS

| Symbol                | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance       |                 |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor   |                 |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor |                 |         | 51      |         | kΩ    |

## TABLE 3A. OUTPUT ENABLE FUNCTION TABLE

| Inp | uts | Outputs            |         |  |
|-----|-----|--------------------|---------|--|
| OEA | OEB | OEB QAx/nQAx QBx/n |         |  |
| 0   | 0   | HiZ                | HiZ     |  |
| 1   | 1   | Enabled            | Enabled |  |

TABLE 3B. PLL BANDWIDTH/PLL BYPASS CONTROL

| Inputs | PLL       |
|--------|-----------|
| PLL_BW | Bandwidth |
| 0      | ~200kHz   |
| 1      | ~800kHz   |
| Float  | ~400kHz   |



# ICS8741004I PCI EXPRESS<sup>TM</sup> JITTER ATTENUATOR

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs, V -0.5V to  $V_{\rm DD}$  + 0.5 V

-0.5V to  $V_{DDO} + 0.5V$ Outputs, V

Package Thermal Impedance,  $\theta_{14}$ 70°C/W (0 lfpm)

-65°C to 150°C Storage Temperature,  $T_{STG}$ 

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3 V \pm 5\%$ , Ta = -40°C to 85°C

| Symbol           | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V <sub>DD</sub>  | Core Supply Voltage   |                 | 3.135   | 3.3     | 3.465   | V     |
| $V_{DDA}$        | Analog Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| $V_{DDO}$        | Output Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| I <sub>DD</sub>  | Power Supply Current  |                 |         | 25      |         | mA    |
| I <sub>DDA</sub> | Analog Supply Current |                 |         | 8       |         | mA    |
| I <sub>DDO</sub> | Output Supply Current |                 |         | 65      |         | mA    |

## **Table 4B. LVCMOS/LVTTL DC Characteristics,** $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

| Symbol          | Parameter          |                                 | Test Conditions                      | Minimum               | Typical | Maximum               | Units |
|-----------------|--------------------|---------------------------------|--------------------------------------|-----------------------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input High Voltage | F_SELA, FESL_B,<br>MR, OEA, OEB |                                      | 2                     |         | V <sub>DD</sub> + 0.3 | V     |
|                 |                    | BW_SEL                          |                                      | V <sub>DD</sub> - 0.3 |         | $V_{DD} + 0.3$        | V     |
| V <sub>IL</sub> | Input Low Voltage  | F_SELA, FESL_B,<br>MR, OEA, OEB |                                      | -0.3                  |         | 0.8                   | V     |
| "-              |                    | BW_SEL                          |                                      | -0.3                  |         | +0.3                  | V     |
|                 |                    | OEA, OEB                        | $V_{DD} = V_{IN} = 3.465V$           |                       |         | 5                     | μΑ    |
| I <sub>IH</sub> | Input High Current | BW_SEL, MR,<br>F_SELA, FESL_B   | $V_{_{DD}}=V_{_{IN}}=3.465V$         |                       |         | 150                   | μΑ    |
|                 | Input Low Current  | BW_SEL,<br>OEA, OEB,            | $V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$ | -150                  |         |                       | μΑ    |
| I <sub>IL</sub> | Input Low Current  | MR, F_SELA,<br>FESL_B           | $V_{DD} = 3.465V, V_{IN} = 0V$       | -5                    |         |                       | μΑ    |

## Table 4C. Differential DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

| Symbol           | Parameter                            |      | Test Conditions            | Minimum   | Typical | Maximum                | Units |
|------------------|--------------------------------------|------|----------------------------|-----------|---------|------------------------|-------|
|                  | Input High Current                   | CLK  | $V_{DD} = V_{IN} = 3.465V$ |           |         | 150                    | μΑ    |
| ¹ <sub>IH</sub>  | Input High Current                   | nCLK | $V_{DD} = V_{IN} = 3.465V$ | 5         |         |                        | μΑ    |
|                  | Innut Low Current                    | CLK  | $V_{DD} = V_{IN} = 3.465V$ |           |         | 150                    | μΑ    |
| ' <sub>IL</sub>  | Input Low Current                    | nCLK | $V_{DD} = V_{IN} = 3.465V$ | -150      |         |                        | μΑ    |
| V <sub>PP</sub>  | Peak-to-Peak Input Voltage           |      |                            | 0.15      |         | 1.3                    | ٧     |
| V <sub>CMR</sub> | Common Mode Input Voltage; NOTE 1, 2 |      |                            | GND + 0.5 |         | V <sub>DD</sub> - 0.85 | V     |

NOTE 1: Common mode voltage is defined as  $V_{\text{IH}}$ . NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{\text{DD}}$  + 0.3V.



# ICS8741004I

PCI EXPRESS<sup>TM</sup>
JITTER ATTENUATOR

# Table 4D. LVDS DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3 V \pm 5\%$ , Ta = -40°C to 85°C

| Symbol              | Parameter                        | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------|----------------------------------|-----------------|---------|---------|---------|-------|
| V <sub>OD</sub>     | Differential Output Voltage      |                 |         | 350     |         | mV    |
| $\Delta V_{\sf OD}$ | V <sub>OD</sub> Magnitude Change |                 |         | 50      |         | mV    |
| V <sub>os</sub>     | Offset Voltage                   |                 |         | 1.3     |         | V     |
| $\Delta V_{os}$     | V <sub>os</sub> Magnitude Change |                 |         | 40      |         | mV    |

## Table 4E. HCSL DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , Ta = -40°C to $85^{\circ}$ C, RREF = $475\Omega$

| Symbol          | Parameter                      | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|--------------------------------|-----------------|---------|---------|---------|-------|
| I <sub>OH</sub> | Output Current                 |                 |         | 13.89   |         | mA    |
| V <sub>OH</sub> | Output High Voltage            |                 |         | 0.73    |         | V     |
| V <sub>OL</sub> | Output Low Voltage             |                 |         | 0.03    |         | V     |
| I <sub>oz</sub> | High Impedance Leakage Current |                 | -10     |         | 10      | μΑ    |
| V <sub>ox</sub> | Output Crossover Voltage       |                 | 250     |         | 550     | mV    |

## Table 5. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

| Parameter                     | Test Conditions  | Minimum   | Typical  | Maximum   | Units   |
|-------------------------------|--|---|--|---|---|
| Output Frequency              |  | 98  |  | 160   | MHz   |
| Cycle-to-Cycle Jitter, NOTE 1 |  |   | 15   |   | ps  |
| Output Rise/Fall Time         | 20% to 80%   |   | 400  |   | ps  |
| Output Duty Cycle             |  |   | 50   |   | %   |
|                               | Output Frequency Cycle-to-Cycle Jitter, NOTE 1 Output Rise/Fall Time | Output Frequency Cycle-to-Cycle Jitter, NOTE 1 Output Rise/Fall Time 20% to 80% | Output Frequency 98  Cycle-to-Cycle Jitter, NOTE 1  Output Rise/Fall Time 20% to 80% | Output Frequency 98  Cycle-to-Cycle Jitter, NOTE 1 15  Output Rise/Fall Time 20% to 80% 400 | Output Frequency         98         160           Cycle-to-Cycle Jitter, NOTE 1         15           Output Rise/Fall Time         20% to 80%         400 |


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.




# ICS8741004I PCI Express<sup>TM</sup>


JITTER ATTENUATOR

# PARAMETER MEASUREMENT INFORMATION







## 3.3V LVDS OUTPUT LOAD ACTEST CIRCUIT




## 3.3V HCSL OUTPUT LOAD AC TEST CIRCUIT




### DIFFERENTIAL INPUT LEVEL




## OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



## CYCLE-TO-CYCLE JITTER



### OUTPUT RISE/FALL TIME



#### DIFFERENTIAL OUTPUT VOLTAGE SETUP



# ICS8741004I PCI EXPRESS<sup>TM</sup>

PCI EXPRESS IN JITTER ATTENUATOR

# **APPLICATION INFORMATION**

## Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8741004I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\text{DD}}, V_{\text{DDA}},$  and  $V_{\text{DDO}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu\text{F}$  and a  $.01\mu\text{F}$  bypass capacitor should be connected to each  $V_{\text{DDA}}$  pin. The  $10\Omega$  resistor can also be replaced by a ferrite bead.





FIGURE 1. POWER SUPPLY FILTERING

## WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.





# ICS8741004I PCI Express<sup>TM</sup>

JITTER ATTENUATOR

## DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 3A to 3D show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

## RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

## OUTPUTS:

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### LVDS OUTPUT

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, there should be no trace attached.

#### **HCSL O**UTPUT

All unused HCSL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



# ICS8741004I PCI EXPRESS<sup>TM</sup> JITTER ATTENUATOR

## LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the un-used outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION



PCI EXPRESS<sup>TM</sup>
JITTER ATTENUATOR

# POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8741004I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS8741004I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> =  $V_{DD\_MAX}$  \* ( $I_{DD\_MAX}$  +  $I_{DDA\_MAX}$ ) = 3.465V \* (25mA + 8mA) = **114.34mW**
- Power (outputs)<sub>MAX</sub> = V<sub>DDO\_MAX</sub> \* I<sub>DDO\_MAX</sub> = 3.465V \* 65mA = 225.22mW

Total Power  $_{MAX} = 294.52 \text{mW} + 381.15 \text{mW} = 339.56 \text{mW}$ 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{\rm JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 63°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.340\text{W} * 63^{\circ}\text{C/W} = 106.4^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{i,i}$  for 24-Lead TSSOP, Forced Convection

| θ <sub>JA</sub> by Velocity (Linear Feet per Minute) |        |        |        |  |  |  |
|--|--------|--------|--------|--|--|--|
|  | 0      | 200    | 500    |  |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards          | 70°C/W | 63°C/W | 60°C/W |  |  |  |



ICS8741004I
PCI EXPRESSTM
JITTER ATTENUATOR

# RELIABILITY INFORMATION

# Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for 24 Lead TSSOP

| θ <sub>JA</sub> by Velocity (Linear Feet per Minute) |        |        |        |  |  |  |
|--|--------|--------|--------|--|--|--|
|  | 0      | 200    | 500    |  |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards          | 70°C/W | 63°C/W | 60°C/W |  |  |  |

TRANSISTOR COUNT

The transistor count for ICS8741004I is: 1318



# ICS8741004I PCI EXPRESSTM JITTER ATTENUATOR

## PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

| SYMBOL | Millimeters |         |  |
|--------|-------------|---------|--|
| STWBOL | Minimum     | Maximum |  |
| N      | 24          |         |  |
| А      |             | 1.20    |  |
| A1     | 0.05        | 0.15    |  |
| A2     | 0.80        | 1.05    |  |
| b      | 0.19        | 0.30    |  |
| С      | 0.09        | 0.20    |  |
| D      | 7.70        | 7.90    |  |
| Е      | 6.40 BASIC  |         |  |
| E1     | 4.30        | 4.50    |  |
| е      | 0.65 BASIC  |         |  |
| L      | 0.45        | 0.75    |  |
| α      | 0°          | 8°      |  |
| aaa    |             | 0.10    |  |

Reference Document: JEDEC Publication 95, MO-153



ICS8741004I
PCI EXPRESS<sup>TM</sup>
JITTER ATTENUATOR

## TABLE 9. ORDERING INFORMATION

| Part/Order Number | Marking       | Package                   | Shipping Packaging | Temperature   |
|-------------------|---------------|---------------------------|--------------------|---------------|
| ICS8741004AGI     | ICS8741004AGI | 24 Lead TSSOP             | tube               | -40°C to 85°C |
| ICS8741004AGIT    | ICS8741004AGI | 24 Lead TSSOP             | 2500 tape & reel   | -40°C to 85°C |
| ICS8741004AGILF   | ICS8741004AIL | 24 Lead "Lead-Free" TSSOP | tube               | -40°C to 85°C |
| ICS8741004AGILFT  | ICS8741004AIL | 24 Lead "Lead-Free" TSSOP | 2500 tape & reel   | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

The ICS logo is a registered trademark, and HiPerClockS is a trademark of Integrated Circuit Systems, Inc. All other trademarks are the property of their respective owners and may be registered in certain jurisdictions.