MULTI-FUNCTION I/O DRIVER

January 2012

GENERAL DESCRIPTION

The IS31IO7328 2-wire serial-interfaced peripheral features 8 I/O ports. Ports are divided into four push pull I/Os and four open-drain I/Os and transition detection.

Any of the 8 I/O ports can be configured as an input or an output. All I/O ports configured as inputs are continuously monitored for state changes (transition

detection). State changes are indicated by the $\overline{\text{INT}}$ output. The interrupt is latched, allowing detection of transient changes. When the IS31IO7328 is subsequently read through the serial interface, any pending interrupt is cleared.

The open-drain outputs are rated to sink 20mA at 0.22V headroom, and are capable of driving LEDs.

The RST input clears the serial interface, terminating any I²C communication to or from the IS31IO7328. The IS31IO7328 uses two address inputs to allow 2 I²C slave addresses. The slave address also determines the power-up logic state for the I/O ports.

FEATURES

- 400kHz I²C serial interface
- 2.4V to 5.5V operation
- 4 push-pull I/O ports
- 4 open-drain I/O ports, rated to 20mA sink current at 0.22V headroom
- Selectable I/O port power-up default logic states
- INT output alerts change on inputs
- Low 0.3µA (Typ.) standby current
- -40°C to +125°C temperature range

APPLICATIONS

- Cell phones
- Notebooks
- SAN/NAS
- Satellite radio
- Servers
- Automotive

TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit






Figure 2 Functional Block Diagram

Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATION

Package	Pin Configuration (Top View)
QFN-16	COD FILE SCI PP1 PP1 PP0 OD3 PP0 OD3 PP0 OD3

PIN DESCRIPTION

	SKII HON	
No.	Pin	Description
1	AD	Address Inputs. Select device slave address with AD.
2	RST	Reset Input, Active Low. Drive \overline{RST} low to clear the 2-wire interface.
3	ĪNT	Interrupt Output, Active Low. INT is an open-drain output.
4	VCC	Positive Supply Voltage. Bypass V_{DD} to GND with a ceramic capacitor of at least 1 μ F.
5,14	GND	Ground.
6~9	OD0~OD3	Open-Drain I/O Ports.
10~13	PP0~PP3	CMOS Push-Pull I/O Ports.
15	SCL	I ² C-Compatible Serial-Clock Input.
16	SDA	I ² C-Compatible Serial-Data I/O.
	Thermal Pad	Connect to GND.



ORDERING INFORMATION

Industrial Range: -40°C to +125°C

Order Part No.	Package	QTY/Reel
IS31IO7328-QFLS4-TR	QFN-16, Lead-free	2500



ABSOLUTE MAXIMUM RATINGS

Supply voltage, V _{CC}	-0.3V ~ +6.0V
Voltage at any input pin	$-0.3V \sim V_{CC} + 0.3V$
SCL, SDA, AD, RST, INT, OD0-OD3	-0.3V ~ +6.0V
PP0-PP3	$-0.3V \sim V_{CC} + 0.3V$
PP source output current	±100mA
PP/OD sink current	120mA
SDA sink current	10mA
INT sink current	10mA
Continuous power dissipation ($T_A = 70^{\circ}C$) 16-Pin WQFN (Derate 29.0mW/°C over 70°C)	2.32W
Maximum junction temperature, T _{JMAX}	150°C
Storage temperature range, T _{STG}	-65°C ~ +150°C
Operating temperature range, T _A	-40°C ~ +125°C
Solder information, vapor phase (60s)	215°C
infrared (15s)	220°C

Note:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_{CC} = 2.4$ V ~ 5.5V, unless otherwise noted. Typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}$ C. (Note 1)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{CC}	Supply voltage		2.4		5.5	V
\/	Dower on react voltage	V _{CC} falling, T _A = -40°C			2.35	V
V_{POR}	Power-on-reset voltage	V _{CC} falling, T _A = -20°C			2.3	V
I _{STB}	Standby current (Interface idle)	SCL and SDA and other digital inputs at V _{CC}		0.3	1.9	μA
l+	Supply current (Interface running)	f_{SCL} = 400kHz; other digital inputs at V_{CC}		8	20	μA
V _{IH}	Input high-voltage, SDA, SCL, AD RST, OD0~OD3,		1.4			٧
V _{IL}	Input low-voltage, SDA, SCL,				0.4	V
V IL	AD RST, OD0~OD3,				0.4	V
$I_{\rm IH},~I_{\rm IL}$	Input leakage current, SDA, SCL, AD RST, OD0~OD3, PP0~PP3	SDA, SCL, AD, RST, OD0~OD3, PP0~PP3 at V _{DD} or GND.	-0.2		+0.2	μA
	Input capacitance, SDA, SCL,	0. 0.12				
C_{IN}	AD, RST, OD0~OD3, PP0~PP3	(Note3)		10		pF
		V _{CC} = 2.5V, I _{SINK} = 10mA			200	
V_{OL}	Output low voltage, PP0~PP3, OD0~OD3	V_{CC} = 3.3V, I_{SINK} = 15mA			240	mV
	050 050	V _{CC} = 5.0V, I _{SINK} = 20mA			250	
		V_{CC} = 2.5V, I_{SOURCE} = 5mA	V _{CC} -316			
V_{OH}	Output high voltage PP0~PP3	V _{CC} = 3.3V, I _{SOURCE} = 5mA	V _{CC} -213			mV
		V _{CC} = 5.0V, I _{SOURCE} = 10mA	V _{CC} -289			
V _{OLSDA}	Output Low-Voltage SDA	I _{SINK} = 6mA			180	mV
$V_{OL_{INT}}$	Output Low-Voltage INT	I _{SINK} = 5mA			180	mV



TIMING CHARACTERISTICS

 V_{CC} = 2.4V ~ 5.5V, unless otherwise noted. Typical values are at V_{CC} = 3.3V, T_A = 25°C. (Note 3)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
f _{SCL}	Serial-Clock Frequency				400	kHz
t _{BUF}	Bus Free Time Between a STOP and a START Condition		1.3			μs
t _{HD, STA}	Hold Time (Repeated) START Condition		0.6			μs
t _{SU, STA}	Repeated START Condition Setup Time		0.6			μs
t _{su, sto}	STOP Condition Setup Time		0.6			μs
t _{HD, DAT}	Data Hold Time				0.9	μs
t _{SU, DAT}	Data Setup Time		100			ns
t _{LOW}	SCL Clock Low Period		1.3			μs
t _{HIGH}	SCL Clock High Period		0.7			μs
t _R	Rise Time of Both SDA and SCL Signals, Receiving	(Note 4)		20 + 0.1Cb	300	ns
t _F	Fall Time of Both SDA and SCL Signals, Receiving	(Note 4)		20 + 0.1Cb	300	ns
t _{F, TX}	Fall Time of SDA Transmitting	(Note 4)		20 + 0.1Cb	250	ns
t _{SP}	Pulse Width of Spike Suppressed	(Note 5)		50		ns
C _b	Capacitive Load for Each Bus Line				400	pF
t _W	RST Pulse Width		500			ns
t _{RST}	RST Rising to START Condition Setup Time		1			μs

PORT AND INTERRUPT INT TIMING CHARACTERISTIC

 V_{DD} = 2.4V ~ 5.5V, unless otherwise noted. Typical values are at V_{DD} = 3.3V, T_A = 25°C. (Note 3)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Port Output Data Valid	t _{PV}	C _L ≤ 100pF			4	μs
Port Input Setup Time	t _{PSU}	C _L ≤ 100pF	0			μs
Port Input Hold Time	t _{PH}	C _L ≤ 100pF	4			μs
INT Input Data Valid Time	t _{IV}	C _L ≤ 100pF			4	μs
INT Reset Delay Time from Acknowledge	t _{IR}	C _L ≤ 100pF			4	μs

Note 1: All parameters are tested at TA = 25°C. Specifications over temperature are guaranteed by design.

Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to VIL of the SCL signal) in order to bridge the undefined region of SCL's falling edge.

Note 3: Guaranteed by design.

Note 4: Cb = total capacitance of one bus line in pF. ISINK \leq 6mA. tR and tF measured between 0.3 \times V_{CC} and 0.7 \times V_{CC}.

Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.



Table 1 Power Up Default State For I/O Ports

Pin Connection	Port Power Up Default							
AD	PP3	PP2	PP1	PP0	OD3	OD2	OD1	OD0
AD = GND	0	0	0	0	0	0	0	0
$AD = V_{DD}$	1	1	1	1	Hi-Z	Hi-Z	Hi-Z	Hi-Z

Table 2 Command Byte Register

Command Byte Address	Function	Power-up Default	Protocol
00h (Note 6)	Input port A (OD0~OD3)	XXXX	R
01h (Note 6)	Input port B (PP0~PP3)	XXXX	R
02h (Note 6)	Output port A	Refer to Table 1	R/W
03h (Note 6)	Output port B	Refer to Table 1	R/W
04h (Note 6,7)	Port A configuration	0000	R/W
05h (Note 6,7)	Port B configuration	0000	R/W
06h (Note 6)	Port A interrupt control	0000	R/W
07h (Note 6)	Port B interrupt control	0000	R/W

Note 6: When reading or writing data from/to the port A/B, the 4 MSBs of the data are effective

Note 7: When configuring the command byte registers with address 04 or 05, the LSBs of data have to be set to 0.






Figure 3 2-Wire Serial Interface Timing Details




Figure 4 START and STOP Conditions




Figure 5 Bit Transfer



DETAILED DESCRIPTION

FUNCTIONAL OVERVIEW

The IS31IO7328 is a Multi-function I/O driver operating from a 2.4V to 5.5V supply with four push-pull and four open-drain I/O ports. Each open-drain and push-pull port is rated to sink 20mA at 0.22V headroom, and the entire device is rated to sink 160mA at 0.22V headroom into all ports combined. The outputs drive loads connected to supplies up to +5.5V.

The IS31IO7328 is set to two I^2C slave addresses using the address select inputs AD, and is accessed over an I^2C serial interface up to 400 kHz. The \overline{RST} input clears the serial interface in case of a bus lockup, terminating any serial transaction to or from the IS31IO7328.

The IS31IO7328 consists of input, output port registers, configuration registers and interrupt control register. All I/O ports offer latching transition detection when configured as inputs. All input ports are continuously monitored for changes.

A latching interrupt output, $\overline{\text{INT}}$, is programmed to flag logic changes on ports used as inputs. Data changes on any input port forces $\overline{\text{INT}}$ to a logic-low. Changing the I/O port level through the serial interface does not cause an interrupt. The interrupt output $\overline{\text{INT}}$ is cleared successfully by reading the corresponding input/output ports.

Ports default to logic-high or logic-low on power-up in groups of two (see Table 1).

INITIAL POWER-UP

On power-up, the transition detection logic is reset, and $\overline{\mathsf{INT}}$ is reset. The power-up default states of the 8 I/O ports are set according to the I2C slave address selection inputs, AD (see Table 1). For I/O ports used as inputs, ensure that the default states are logic-high so that the I/O ports power up in the high impedance state

POWER-ON RESET

The IS31IO7328 contains an integral power-on-reset (POR) circuit that ensures all registers are reset to a known state on power-up. When V_{DD} rises above V_{POR} (2.3V max), the POR circuit releases the registers and 2-wire interface for normal operation. When V_{DD} drops to less than V_{POR} , the IS31IO7328 resets all register contents to the POR defaults.

RST INPUT

The active-low RST input voids any I2C transaction involving the IS31IO7328, forcing the IS31IO7328 into the I2C STOP condition. A reset does not affect the interrupt output.

STANDBY MODE

When the serial interface is idle, the IS31IO7328 automatically enters standby mode, drawing minimal supply current.

I/O PORT INPUT TRANSITION DETECTION

All I/O ports configured as inputs are monitored for changes since the expander was last accessed through the serial interface. The open-drain interrupt

output, $\overline{\text{INT}}$, activates when one of the port pins changes states and only when the pin is configured as an input. The interrupt deactivates when the input/output register is read. A pin configured as an output does not cause an interrupt. Each 8-bit port register is read independently; therefore, an interrupt caused by port A (OD0~OD3) is not cleared by a read of port B (PP0~PP3)'s register.

Changing an I/O from an output to an input may cause a false interrupt to occur if the state of that I/O does not match the content of output port register. The IS31IO7328 has interrupt control register to avoid false interrupt by setting the interrupt control register bit high firstly, when the I/O state is stable, clear the interrupt control register to enable the input transition detection function.

ACCESSING THE IS31I07328

SERIAL ADDRESSING

The IS31IO7328 operates as a slave that sends and receives data through a 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master, typically a microcontroller, initiates all data transfers to and from the IS31IO7328, and generates the SCL clock that synchronizes the data transfer (see Figure 3).

SDA operates as both an input and an open-drain output. A pull up resistor, typically $4.7k\Omega$, is required on SDA. SCL operates only as an input. A pull up resistor, typically $4.7k\Omega$, is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output. Each transmission consists of a START condition sent by a master, followed by the IS31IO7328's 7-bit slave addresses plus R/W bits, 1 or more data bytes, and finally a STOP condition (see Figure 4).



START AND STOP CONDITIONS

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, the master issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (see Figure 4).

BIT TRANSFER

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 5).




Figure 6 Acknowledge




Figure 7 Writing to the IS31IO7328




Figure 8 Reading I/O Ports of IS31IO7328

Note: Data from/to IS31IO7328, only the 4 MSBs of the data are effective



SLAVE ADDRESS

The IS31IO7328 has a 7-bit slave address. The 8th bit following the 7-bit slave address is the R/\overline{W} bit. Set this bit low for a write command and high for a read command.

The complete slave address is:

A6	A5	A4	A3	A2	A1	A0
1	0	1	1	0	AD	0

DATA BUS TRANSACTION

The command byte is the first byte to follow the 8-bit device slave address during a write transmission (see Table 2). The command byte is used to determine which of the following registers are written or read.

ACKNOWLEDGE

The acknowledge bit is a clocked 9th bit the recipient uses to acknowledge receipt of each byte of data (see Figure 6). Each byte transferred effectively requires 9bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, such that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the IS31IO7328, the device generates the acknowledge bit because the IS31IO7328 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

CONFIGURATION REGISTERS

The configuration registers configure the directions of the I/O pins. Set the bit in the respective configuration register to enable the corresponding port as an input. Clear the bit in the configuration register to enable the corresponding port as an output. The 4 LSBs of the commend data should be set to 0.

INTERRUPT CONTROL REGISTERS

The interrupt control registers control the interrupt function of I/O ports when the I/O port used as input. Set the bit in the respective interrupt control register to disable the corresponding port's interrupt function. Clear the bit in the interrupt control register to enable the corresponding port's interrupt function.

WRITING TO PORT REGISTERS

Transmit data to the IS31IO7328 by sending the device slave address and setting the LSB to a logic zero. The command byte is sent after the address and determines which registers receive the data following the command byte.

A write to either output port groups of the IS31IO7328 starts with the master transmitting the group's slave address with the R/\overline{W} bit set low. The master can now

transmit one or more bytes of data. The IS31IO7328 acknowledges these subsequent bytes of data and updates the corresponding group's ports with each new byte until the master issues a STOP condition (Figure 7).

READING PORT REGISTERS

To read the device data, the bus master must first send the IS31IO7328 address with the R/\overline{W} bit set to zero, followed by the command byte, which determines which register is accessed. After a restart, the bus master must then send the IS31IO7328 address with

the R/\overline{W} bit set to 1. Data from the register defined by the command byte is then sent from the IS31IO7328 to the master.

The IS31IO7328 acknowledges the slave address, and samples the ports during the acknowledge bit.

\overline{INT} desserts during the slave address acknowledge. When the master reads one byte from the I/O ports of the IS31IO7328 and subsequently issues a STOP condition (Figure 8), the IS31IO7328 transmits the current port data, clears the change flags, and resets the transition detection.

\overline{INT} desserts during the slave acknowledge. The new snapshot data is the current port data transmitted to the master, and therefore, port changes occurring during the transmission are

PORT OUTPUT SIGNAL-LEVEL TRANSLATION

detected.

The open-drain output architecture allows for level translation to higher or lower voltages than the IS31IO7328's supply. Each of the push-pull output ports has protection diodes to V+ and GND. When a port output is driven to a voltage higher than V+ or lower than GND, the appropriate protection diode clamps the output to a diode drop above V+ or below GND. When the IS31IO7328 is powered down (V+ = 0V), every output port's protection diodes to V+ and GND continue to appear as a diode clamp from each output to GND (Figure 9). Each of the I/O ports OD0~OD3 has a protection diode to GND (Figure 10). When a port is driven to a voltage lower than GND, the protection diode clamps the port to a diode drop below GND. To obtain a high voltage, Open-Drain I/O Ports should connect an resistance to V_{DD} (Figure 10).




Figure 9 IS31IO7328 Push-Pull I/O Ports Structure






Figure 10 IS31IO7328 Open-Drain I/O Ports Structure

VDD VCC ODO S S S 100kΩ VCC ODO OD1 IS31IO7328 OD2 OD3

Figure 11 Driving LEDs with OD Ports

DRIVING LEDS

In the case that an OD output is used to drive an LED, a $100k\Omega$ pull-up resistor should be used to prevent the output from floating while the LED is off. An OD port which is left floating may experience a slight increase in input leakage current due to the input structure of the IO port.



CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly		
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds		
Average ramp-up rate (Tsmax to Tp)	3°C/second max.		
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds		
Peak package body temperature (Tp)*	Max 260°C		
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds		
Average ramp-down rate (Tp to Tsmax)	6°C/second max.		
Time 25°C to peak temperature	8 minutes max.		





Figure 12 Classification Profile




TAPE AND REEL INFORMATION





PACKAGE INFORMATION

QFN-16



Note: All dimensions in millimeters unless otherwise stated.