IXD611

600V, 600 mA High & Low-side Driver for N-Channel MOSFETs and IGBTs

Features

- Floating High Side Driver with boot-strap Power supply along with a Low Side Driver.
- Fully operational to 600V
- ± 50V/ns dV/dt immunity
- Gate drive power supply range: 10 - 35V
- Undervoltage lockout for both output drivers
- Outputs are in phase with inputs
- Built using the advantages and compatibility of CMOS and IXYS HDMOS™ processes
- Latch-Up protected over entire operating range
- High peak output current: ± 600 mA
- Matched propagation delay for both outputs
- Low output impedance
- Low power supply current
- Immune to negative voltage transients

Applications

- Driving MOSFETs and IGBTs in half-bridge circuits
- High voltage, high side and low side drivers
- Motor Controls
- Switch Mode Power Supplies (SMPS)
- DC to DC Converters
- Class D Switching Amplifiers

General Description

The IXD611, with its two inputs referenced to ground, has high speed low side and high side gate ouptuts to drive either a pair of N-channel MOSFETs or IGBTs in a half-bridge totem pole configuration. The High Side driver can control a MOSFET or IGBT connected to a positive high voltage up to 600V. The logic input stages are compatible with TTL or CMOS, have built-in hysteresis and are fully immune to latch up over the entire operating range. The IXD611 can withstand dV/dt on the output side up to ± 50V/ns.

The IXD611 comes in either the 8-PIN PDIP (IXD611P1), 8-PIN SOIC (IXD611S1), 14-PIN PDIP (IXD611P7), or the 14-PIN SOIC (IXD611S7) packages.

Ordering Information	
Part Number	**Package Type**
IXD611P1	8-PIN DIP
IXD611P7	14-PIN DIP
IXD611S1	8-PIN SOIC
IXD611S7	14-PIN SOIC

Warning: The IXD611 is ESD sensitive.

Figure 1A. Typical Circuit for IXD611P7/S7



Figure 1B. Typical Circuit for IXD611P1/S1



Figure 2. IXD611 Functional Block Diagram



Pin Description And Configuration

SYMBOL	FUNCTION	DESCRIPTION
VCL	Supply Voltage	Low side power supply.
HIN	HS Input	High side Input signal, TTL or CMOS compatible; HGO in phase
LIN	LS Input	Low side Input signal, TTL or CMOS compatible; LGO in phase
DG	Ground	Logic reference ground (Not available for IXD611P1, IXD611S1)
VCH	Supply Voltage	High side floating power supply, referenced to HS
HGO	Output	High side driver output
HS	Return	High side floating ground
LGO	Output	Low side driver output
LS	Ground	Low side ground

Figure 3A. Pin configuration for IXD611P1 (8 pin DIP) and IXD611S1 (8 pin SOIC)



8 pin DIP



8 pin SOIC

Figure 3B. Pin configuration for IXD611P7 (14 pin DIP) and IXD611S7 (14 pin SOIC)



14 pin DIP



14 pin SOIC

Absolute Maximum Ratings

Symbol	Definition		Min	Max	Units
V_{HS}	High side floating supply offset voltage		-200	650	V
V_{CH}	High side floating absolute voltage		-0.3	35	V
V_{HGO}	High side floating output voltage		V_{HS} - 0.3	V_{CH} + 0.3	V
V_{CL}	Low side fixed supply voltage		-0.3	35	V
V_{LGO}	Low side output voltage		-0.3	V_{CL} + 0.3	V
V_{DG}	Logic supply offset voltage (P7, S7 only)		V_{LS} - 0.7	V_{LS} + 0.7	V
V_{IN}	Logic input voltage(HIN & LIN)		LS - 0.3	V_{CL} + 0.3	V
dV_{HS}/dt	Allowable offset supply voltage transient			50	V/ns
P_D	Package power dissipation@ $T_A \leq 25C$	8 pin PDIP		1.0	W
		8 pin SOIC		0.625	W
		14 pin PDIP		1.6	W
		14 pin SOIC		1.0	W
R_{THJA}	Thermal resistance, junction-to-ambient	8 pin PDIP		125	°C/W
		8 pin SOIC		200	°C/W
		14 pin PDIP		75	°C/W
		14 pin SOIC		120	°C/W
T_J	Junction Temperature			150	°C
T_S	Storage temperature		-55	150	°C
T_L	Lead temperature (soldering, 10 s)			300	°C

Recommended Operating Conditions

Symbol	Definition	Min	Max	Units
V_{HS}	High side floating supply offset voltage	-200	600	V
V_{CH}	High side floating supply absolute voltage	10	30	V
V_{HGO}	High side floating output voltage	V_{HS}	V_{CH}	V
V_{CL}	Low side fixed supply voltage	10	30	V
V_{LGO}	Low side output voltage	0	V_{CL}	V
V_{DG}	Logic supply offset voltage (P7, S7 only)	V_{LS} - 0.3	V_{LS} + 0.3	V
V_{IN}	Logic input voltage(HIN, LIN)	V_{DG} or LS	V_{CL}	V
T_A	Ambient Temperature	-40	125	°C

Dynamic Electrical Characteristics

Symbol	Definition	Test Conditions	Min	Typ	Max	Units
t_{on}	Turn-on propagation delay	V_{CL}= V_{CH}= 15V, C_{LOAD}= 1nF		180	200	ns
t_{off}	Turn-off propagation delay	V_{CL}= V_{CH}= 15V, C_{LOAD}= 1nF		170	190	ns
t_r	Turn-on rise time	V_{CL}= V_{CH}= 15V, C_{LOAD}= 1nF		28	35	ns
t_f	Turn-off fall time	V_{CL}= V_{CH}= 15V, C_{LOAD}= 1nF		18	25	ns
t_{dm}	Delay matching, HS & LS turn-on/off	C_{LOAD}= 1nF		10	20	ns

Static Electrical Characteristics

Symbol	Definition	Test Conditions	Min	Typ	Max	Units
V_{INH}	Logic “1” input voltage	V_{CL} = V_{CH}= 15V	2.7			V
V_{INL}	Logic “0” input voltage	V_{CL}= V_{CH} = 15V			2.4	V
V_{HLGO} / V_{HHGO}	High level output voltage, V_{CH}-V_{HGO} or V_{CL}-V_{LGO}	I_O = 20mA		0.22	0.3	V
V_{LLGO} / V_{LHGO}	Low level output voltage, V_{HGO} or V_{LGO}	I_O = 20mA		0.16	0.25	V
I_{HL}	HS to LS bias current.	V_{HS} = 600V		0.12	0.2	mA
I_{QHS}	Quiescent V_{CH} supply current	V_{CH}= 15V V_{IN}= 0V or V_{IN} = 5 V		0.7	0.8	mA
I_{QLS}	Quiescent V_{CL} supply current	V_{CL}= 15V V_{IN}= 0V or V_{IN} = 5 V		0.18	0.3	mA
I_{IN}+	Logic “1” input bias current	V_{IN} = V_{SUPPLY} = 15V		11	20	uA
I_{IN}-	Logic “0” input bias current	V_{IN} = 0V		1	2	uA
V_{CHUV}+	V_{CH} supply undervoltage positive going threshold.		7.5	8	8.5	V
V_{CHUV}-	V_{CH} supply undervoltage negative going threshold.		7	7.3	8	V
V_{CLUV}+	V_{CL} supply undervoltage positive going threshold		7.5	8	8.5	V
V_{CLUV}-	V_{CL} supply undervoltage negative going threshold.		7	7.5	8	V
V_{CHUVH}, V_{CLUVH}	Undervoltage Hysteresis		0.3	0.6		V
I_{GO}+	HS or LS Output high short circuit current; V_{GO}= 15V, V_{IN}= 5V, PW<10us		0.5	0.6		A
I_{GO}-	HS or LS Output low short circuit current; V_{GO}= 15V, V_{IN}= 0V, PW<10us			-0.6	-0.5	A

Precaution : When performing the high voltage tests, adequate safety precautions should be taken.

Timing Waveform Definitions



Figure 4. INPUT/OUPUT Timing Diagram



Figure 5. Definitions of Switching Time Waveforms



Figure 6. Definitions of Delay Matching Waveforms



Figure 7. Device operating range: Buss voltage vs. Frequency
Tested in typical circuit configuration (refer to Figure 9 & 10)



Figure 8. Test circuit for allowable offset supply voltage transient.



Figure 9. Test circuit for high frequency, 750kHz, operation.
V_{CH}, V_{CL} = 15V



Figure 10. Test circuit for low frequency, 75kHz, operation.
V_{CH}, V_{CL} = 15V

Fig. 11



Fig.12



Fig. 13



Fig. 14



Fig.15



Fig. 16



Fig. 17

Input Threshold Level vs. Supply Voltage



Fig. 18 Input Threshold Level vs. Temperature
V_{SUPPLY} = 15V



Fig.19

Quiescent Supply Current vs. Supply Voltage
V_{IN} = "0"



Fig. 20

Quiescent Current vs. Temperature
V_{IN} = "0" V_{SUPPLY} = 15V Both Drivers Combined



Fig.21

LIN / HIN Bias Current vs. Supply Voltage
V_{IN} = Supply Voltage



Fig.22

LIN / HIN Bias Current vs. Temperature
V_{SUPPLY} = 15V



Fig. 23

Low Level Output Voltage vs. Supply Voltage
Io = 20mA



Fig. 24

High Level Ouput Voltage vs. Supply Voltage
I_o = 20mA



Fig. 25

Output Source Current vs. Supply Voltage



Fig. 26

Output Sink Current vs. Supply Voltage



Fig. 27

Output Source Current vs. Temperature
V_{SUPPLY} = 15V



Fig. 28

Output Sink Current vs. Temeprature
V_{SUPPLY} = 15V



Fig. 29 Supply Current vs. Supply Voltage
C_{LOAD} = 100pF V_{IN} = V_{SUPPLY} 50% Duty Cycle



Fig. 30 Supply Current vs. Supply Voltage
C_{LOAD} = 1000pF V_{IN} = V_{SUPPLY} 50% Duty Cycle



Fig. 31
High To Low Side Leakage Current vs.High Side V_{OFFSET}



Fig. 32
High to Low Side Leakage Current vs. Temperature
V_{OFFSET} = 600V V_{CL} = V_{CH} = 15V



Fig. 33
Output Resistance vs. Supply Voltage



Fig. 34 Pulse Width Stability vs. Temperature
V_{CL} = V_{CH} = 15V Input PW = 300ns



Fig. 35

Normalized PW Out vs. PW In (Low Side)

$V_{IN} = V_{SUPPLY}$ = 10V, 20V, 30V C_{LOAD} = 1000pF



Fig. 36

Normalized PW Out vs. PW In (High Side)

$V_{IN} = V_{SUPPLY}$ = 10V, 20V, 30V C_{LOAD} = 1000pF



IXD611P1 Package



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.140	.180	3.56	4.57
A1	.015	.040	0.38	1.02
A2	.125	.145	3.18	3.68
b	.015	.020	0.38	0.51
b2	.055	.065	1.40	1.65
b3	.035	.045	0.89	1.14
c	.009	.012	0.23	0.30
D	.355	.400	9.02	10.16
D1	.010	.040	0.25	1.02
E	.300	.325	7.62	8.26
E1	.240	.270	6.10	6.86
e	.100 BSC		2.54 BSC	
eA	.300 BSC		7.62 BSC	
eB	.300	.430	7.62	10.92
L	.120	.140	3.05	3.56

NOTE: THIS DRAWING MEETS ALL REQUIREMENT OF JEDEC OUTLINES MS-001 BA.

IXD611S1 Package



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.053	.069	1.35	1.75
A1	.004	.010	0.10	0.25
B	.013	.020	0.33	0.51
C	.008	.010	0.19	0.25
D	.189	.197	4.80	5.00
E	.150	.157	3.80	4.00
e	.050 BSC		1.27 BSC	
H	.228	.244	5.80	6.20
h	.010	.020	0.25	0.50
L	.016	.050	0.40	1.27
α	0°	8°	0°	8°

NOTE: This drawing will meet all dimensions requirement of JEDEC MS-012 AA.

IXD611P7 Package



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.140	.180	3.56	4.57
A1	.015	.040	0.38	1.02
A2	.125	.145	3.18	3.68
b	.015	.020	0.38	0.51
b2	.055	.065	1.40	1.65
c	.009	.012	0.23	0.30
D	.735	.775	18.67	19.69
D1	.005	.040	0.13	1.02
E	.300	.325	7.62	8.26
E1	.240	.270	6.10	6.86
e	.100 BSC		2.54 BSC	
eA	.300 BSC		7.62 BSC	
eB	.300	.430	7.62	10.92
L	.120	.140	3.05	3.56

NOTE: THIS DRAWING MEETS ALL REQUIREMENT OF JEDEC OUTLINES MS-001 AA.

IXD611S7 Package



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.053	.069	1.35	1.75
A1	.004	.010	0.10	0.25
	.013	.020	0.33	0.51
	.008	.010	0.19	0.25
	.337	.344	8.55	8.75
	.150	.157	3.80	4.00
	.050 BSC		1.27 BSC	
	.228	.244	5.80	6.20
	.010	.020	0.25	0.50
	.016	.050	0.40	1.27
	0	8	0	8



NOTE: This drawing will meet all dimensions requirement of JEDEC MS-012 AB.

IXYS Corporation
3540 Bassett St; Santa Clara, CA 95054
Tel: 408-982-0700; Fax: 408-496-0670
e-mail: sales@ixys.net
www.ixys.com

IXYS Semiconductor GmbH
Edisonstrasse15 ; D-68623; Lampertheim
Tel: +49-6206-503-0; Fax: +49-6206-503627
e-mail: marcom@ixys.de