

## CA3059 CA3079

# Zero-Voltage Switches for 50-60Hz and 400Hz Thyristor Control Applications

May 1992

#### Features

- Relay Control
- Valve Control
- Synchronous Switching of Flashing Lights
- · On-Off Motor Switching
- Differential Comparator with Self-Contained Power Supply for Industrial Applications
- Photosensitive Control
- Power One-Shot Control
- Heater Control
- Lamp Control

Type Features	CA3059	CA3079
• 24V, 120V, 208/230V, 277V at 50/60 or 400Hz Operation	X	X
Differential Input	X	X
• Low Balance Input Current (Max) - μA	1	2
Built-In Protection Circuit for Opened or Shorted Sensor (Term 14)	X	X
• Sensor Range (Rx) - kΩ	2 - 100	2 - 50
• DC Mode (Term 12)	X	
External Trigger (Term 6)	X	
External Inhibit (Term 1)	X	
DC Supply Volts (Max)	14	10
Operating Temperature Range (°C)	-55 to	+125

## Ordering Information

PART NUMBER	ART NUMBER TEMPERATURE			
CA3059	-55°C to +125°C	14 Lead Plastic DIP		
CA3079	-55°C to +125°C	14 Lead Plastic DIP		
CA3059H	+25°C	Dice		
CA3079H	+25°C	Dice		

## Description


The CA3059 and CA3079 zero-voltage switches are monolithic silicon integrated circuits designed to control a thyristor in a variety of AC power switching applications for AC input voltages of 24V, 120V, 208/230V, and 277V at 50-60Hz and 400Hz. Each of the zero-voltage switches incorporates 4 functional blocks (see the Functional Block Diagram) as follows:

- Limiter-Power Supply Permits operation directly from an AC line
- Differential On/Off Sensing Amplifier Tests the condition of external sensors or command signals. Hysteresis or proportional-control capability may easily be implemented in this section.
- Zero-Crossing Detector Synchronizes the output pulses
  of the circuit at the time when the AC cycle is at zero voltage point; thereby eliminating radio-frequency interference (RFI) when used with resistive loads.
- Triac Gating Circuit Provides high-current pulses to the gate of the power controlling thyristor.


In addition, the CA3059 provides the following important auxiliary functions (see the Functional Block Diagram).

- A built-in protection circuit that may be actuated to remove drive from the triac if the sensor opens or shorts.
- Thyristor firing may be inhibited through the action of an internal diode gate connected to Terminal 1.
- High-power dc comparator operation is provided by overriding the action of the zero-crossing detector. This is accomplished by connecting Terminal 12 to Terminal 7. Gate current to the thyristor is continuous when Terminal 13 is positive with respect to Terminal 9.

The CA3059 and CA3079 are supplied in 14 lead dual-inline plastic packages. They are also available in chip form (H suffix).



## Functional Block Diagram




\* NEGATIVE TEMPERATURE COEFFICIENT

AC INPUT VOLTAGE (50/60 OR 400Hz) V AC	INPUT SERIES RESISTOR (R <sub>S</sub> ) $k\Omega$	DISSIPATION RATING FOR R <sub>S</sub>
24	2	0.5
120	10	2
208/230	20	4
277	25	5

NOTE: Circuitry within shaded areas, not included in CA3079

■ See chart

▲ iC = Internal connection - DO NOT USE (Terminal restriction applies only to CA3079)



▲ IC = Internal connection - DO NOT USE (Terminal restriction applies only to CA3079)

FIGURE 1. SCHEMATIC DIAGRAM OF CA3059 AND CA3079

## Specifications CA3059, CA3079

Absolute Maximum Ratings T <sub>A</sub> = +25°C	
DC Supply Voltage (Between Terminals 2 & 7)       14V         CA3059	$ \begin{array}{llllllllllllllllllllllllllllllllllll$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# Electrical Specifications T<sub>A</sub> = +25°C, For all Types, Unless Otherwise Specified. All voltages are measured with respect to Terminal 7. For Operating at 120V<sub>RMS</sub>, 50-60Hz (AC Line Voltage) (Note 1)

				LIMITS				
PAR	AMETERS	SYMBOL	TEST CONDITIONS	MIN TYP MAX		MAX	UNITS	
DC SUPPLY VOLTAG	GE (Figure 2a, 2b, 2c)	•		•				
Inhibit Mode	At 50/60Hz	Vs	$R_S = 8k\Omega$ , $I_L = 0$	6.1	7	٧		
	At 400Hz	1	$R_S = 10k\Omega$ , $I_L = 0$	-	6.8	-	٧	
	At 50/60Hz	1	$R_S = 5k\Omega$ , $I_L = 0$	-	6.4	-	٧	
Pulse Mode	At 50/60Hz	Vs	$R_S = 8k\Omega, I_L = 0$	6	6.4	7	V	
	At 400Hz		$R_S = 10k\Omega$ , $I_L = 0$	- 6.7	-	٧		
	At 50/60Hz	1	$R_S = 5k\Omega$ , $I_L = 0$		6.3	-	V	
GATE TRIGGER CU	RRENT (Figures 3, 4(a))	I <sub>GT</sub> (4)	Terminals 3 and 2 connected, V <sub>GT</sub> = 1V	-	105	-	mA	
PEAK OUTPUT CUR	RENT (PULSED) (Figures	4, 5)						
With Internal Power S Figure 4a, 4b	Supply	I <sub>OM</sub> (4)	Terminal 3 open, Gate Trigger Voltage (V <sub>GT</sub> ) = 0	50	84	-	mA	
			Terminals 3 and 2 connected, Gate Trigger Voltage (V <sub>GT</sub> ) = 0	90	124	-	mA	
With External Power Supply Figure 5a, 5b, 5c		I <sub>OM</sub> (4)	Terminal 3 open, V+ = 12V, V <sub>GT</sub> = 0		170		mA	
			Terminals 3 and 2 connected, V+ = 12V, V <sub>GT</sub> = 0		240	-	mA	
INHIBIT INPUT RATI	O (Figure 6)	V <sub>9</sub> /V <sub>2</sub>	Voltage Ratio of Terminals 9 to 2	0.465	0.485	0.520	-	
TOTAL GATE PULS	DURATION (Note 2) (Fig	ure 7a, 7b, 7c,	7d)					
For Positive dv/dt	50-60Hz	tр	C <sub>EXT</sub> = 0	70	100	140	μs	
	400Hz	1	C <sub>EXT</sub> = 0, R <sub>EXT</sub> = ∞	-	12	-	μs	
For Negative dv/dt	50-60Hz	t <sub>N</sub>	C <sub>EXT</sub> = 0	70	100	140	μs	
	400Hz	1	C <sub>EXT</sub> = 0, R <sub>EXT</sub> = ∞		10		μs	
PULSE DURATION A	AFTER ZERO CROSSING	(50-60Hz) (Fig	jure 7a)					
For Positive dv/dt		t <sub>P1</sub>	C <sub>EXT</sub> = 0, R <sub>EXT</sub> = ∞	-	50		μs	
For Negative dv/dt		t <sub>N1</sub>	1	-	60		μs	
OUTPUT LEAKAGE	CURRENT (Figure 8)		•	-	•	_		
Inhibit Mode		I <sub>4</sub>			0.001	10	μА	
INPUT BIAS CURRE	NT (Figure 9)	•	-•-	•	•			
CA3059		l <sub>l</sub>		-	220	1000	nA	
CA3079				-	220	2000	nA	
COMMON-MODE IN	PUT VOLTAGE RANGE	V <sub>CMR</sub>	Terminals 9 and 13 connected	١.	1.5 to 5	Η	v	

## Specifications CA3059, CA3079

## **Electrical Specifications**

 $T_A = +25^{\circ}\text{C}$ , For all Types, Unless Otherwise Specified. All voltages are measured with respect to Terminal 7. For Operating at  $120V_{\text{RMS}}$ , 50-60Hz (AC Line Voltage) (Note 1) (Continued)

			LIMITS				
PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
SENSITIVITY (Note 3) (Figures 4(a), 11)							
Pulse Mode	ΔV13	Terminal 12 open	•	6		mV	

#### NOTES:

- The values given in the Electrical Characteristics Chart at 120V also apply for operation at input voltages of 208/230V, and 277V, except
  for Pulse Duration. However, the series resistor (R<sub>S</sub>) must have the indicated value, shown in the chart in the Functional Block Diagram,
  for the specified input voltage.
- 2. Pulse Duration in 50Hz applications is approximately 15% longer than shown in Figure 7(b).
- 3. Required voltage change at Terminal 13 to either turn OFF the triac when ON or turn ON the triac when OFF.


## Maximum Voltage Ratings TA = +25°C

MAXIMUM VOLTAGE RATINGS T <sub>A</sub> = +25°C								MAXIMUM CURRENT RATINGS								
TERM. NO.	NOTE 3 1	2	3	4	NOTE 1 5	NOTE 3 6	7	В	9	10	11	NOTE 3 12	13	NOTES 2,3 14	I <sub>N</sub> mA	l <sub>out</sub> mA
1 Note 3		*	•	*	•	15 0	10 -2		•	•	•	•	*	•	10	0.1
2			0 -15	0 -15	2 -14	0 -14	0** -14	0** -14	0 -14	0 -14	0 -14	•	0 -14	0 -14	150	10
3				0 -15	*	•	•	*	*	*	•	•	•	•	*	*
4					•	2 -10	•	*	*	٠	•	*	٠	•	0.1	150
5 Note 1						•	7 -7	٠	*	*	•	•	•	•	50	10
6 Note 3							14 0	•	•	*	•	•	•	•	*	•
7								•	14 0	*	20 0	2.5 -2.5	14 0	6 -6	٠	•
8									10 0		Ţ	•	٠	*	0.1	2
9											*	*	*	*	٠	•
10											*	*	•	*	*	*
11												*	•	•		*
12 Note 3													*		50	50
13														•	•	*
14 Note 3															2	2

This chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range of horizontal Terminal 6 to vertical Terminal 4 is 2 to -10 volts.

#### NOTES

- 1. Resistance should be inserted between Terminal 5 and external supply or line voltage for limiting current into Terminal 5 to less than 50mA.
- 2. Resistance should be inserted between Terminal 14 and external supply for limiting current into Terminal 14 to less than 2mA.
- 3. For the CA3079 indicated terminal is internally connected and, therefore, should not be used.
- Voltages are not normally applied between these terminals; however, voltages appearing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.
- \*\* For CA3079 (0V to -10V).



values are in Ω

FIGURE 2(a). DC SUPPLY VOLTAGE TEST CIRCUIT FOR CA3059 AND CA3079




FIGURE 2(b). DC SUPPLY VOLTAGE vs. AMBIENT TEMPERA-TURE FOR CA3059 AND CA3079




FIGURE 2(c). DC SUPPLY VOLTAGE vs. EXTERNAL LOAD CURRENT FOR CA3059 AND CA3079




FIGURE 3. GATE TRIGGER CURRENT vs. GATE TRIGGER VOLTAGE FOR CA3059 AND CA3079




FIGURE 4(a). PEAK OUTPUT (PULSED) AND GATE TRIGGER CURRENT WITH INTERNAL POWER SUPPLY TEST CIRCUIT FOR CA3059 AND CA3079






FIGURE 4(b). PEAK OUTPUT CURRENT (PULSED) vs. AMBI-ENT TEMPERATURE FOR CA3059 AND CA3079





NOTE: Circuitry within shaded area not included in CA3079. All resistance values are in  $\Omega$ 

FIGURE 7(a). GATE PULSE DURATION TEST CIRCUIT WITH AS-




FIGURE 7(b). TOTAL GATE PULSE DURATION vs. EXTERNAL SOCIATED WAVEFORM FOR CA3059 AND CA3079 **CAPACITANCE FOR CA3059 AND CA3079** 




FIGURE 7(c). PULSE DURATION AFTER ZERO CROSSING vs. EX-**TERNAL CAPACITANCE FOR CA3059 AND CA3079** 




FIGURE 7(d). TOTAL GATE PULSE DURATION vs. EXTERNAL **RESISTANCE FOR CA3059** 






FIGURE 8. OUTPUT LEAKAGE CURRENT (INHIBIT MODE) vs. AMBIENT TEMPERATURE FOR CA3059 AND CA3079







FIGURE 9. INPUT BIAS CURRENT TEST CIRCUIT FOR CA3059 **AND CA3079** 







TIME PERIODS (t = 0.5333 s)													
1t	2t	4t	Bt	16t	32t	64t	128t	to					
	CD4020A TERMINALS												
8	b	C	đ	0	f	g	h						
	CD4048A TERMINALS												
A	8	C	D	E	F	G	Н						
C	NC	NC	NC	NC	NC .	NC	NC	1t					
NC	С	NC	NC	NC	NC	NC	NC	2t					
С	C	NC	NC	NC	NC	NC	NC	3t					
NC	NC	С	NC	NC	NC	NC	NC	4t					
С	NC	С	NC	NC	NC	NC	NC	5t					
NC	C	C	NC	NC	NC	NC	NC	6t					
С	С	С	NC	NC	NC	NC	NC	7t					
NC	NC	NC	С	NC	NC	NC	NC	8t					
С	NC	NC	С	NC	NC	NC	NC	9t					
NC	С	NC	С	NC	NC	NC	NC	10t					
С	С	NC	С	NC	NC	NC	NC	11t					
NC	NC	С	С	NC	NC	NC	NC	12t					
С	NC	С	С	NC	NC	NC	NC	13t					
NC	С	С	С	NC	NC	NC	NC	14t					
С	С	С	С	NC	NC	NC	NC	15t					
С	С	С	С	NC	С	С	NC	111t					
NC	NC	NC	NC	С	С	С	NC	112t					
С	NC	NC	NC	С	С	С	NC	113t					
С	С	С	С	С	С	С	С	255t					

### NOTES:

- 1.  $t_0 = \text{Total time delay} = n_1 t + n_2 t + \dots n_n t$ .
- 2. C = Connect. For example, interconnect terminal a of the CD4020A and terminal A of the CD4048A.
- 3. NC = No Connection. For example, terminal b of the CD4020A open and terminal B of the CD4048A connected to +V<sub>DD</sub> bus.




FIGURE 17(b). "PROGRAMMING" TABLE FOR FIGURE 17(a).

## **Operating Considerations**

### Power Supply Considerations for CA3059 and CA3079

The CA3059 and CA3079 are intended for operation as self-powered circuits with the power supplied from and AC line through a dropping resistor. The internal supply is designed to allow for some current to be drawn by the auxiliary power circuits. Typical power supply characteristics are given in Figures 2(b) and 2(c).

#### **Power Supply Considerations for CA3059**

The output current available from the internal supply may not be adequate for higher power applications. In such applications an external power supply with a higher voltage should be used with a resulting increase in the output level. (See Figure 4 for the peak output current characteristics.) When an external power supply is used, Terminal 5 should be connected to Terminal 7 and the synchronizing voltage applied to Terminal 12 as illustrated in Figure 5(a).

### Operation of Built-In Protection for the CA3059

A special feature of the CA3059 is the inclusion of a protection circuit which, when connected, removes power from the load if the sensor either shorts or opens. The protection circuit is activated by connecting Terminal 14 to Terminal 13 as shown in the Functional Block Diagram. To assure proper operation of the protection circuit the following conditions should be observed:

1. Use the internal supply and limit the external load current to 2mA with a  $5k\Omega$  dropping resistor.

- 2. Set the value of  $R_P$  and sensor resistance  $(R_\chi)$  between  $2k\Omega$  and  $100k\Omega$
- The ratio of R<sub>X</sub> to R<sub>P</sub> typically, should be greater than 0.33 and less than 3. If either of these ratios is not met with an unmodified sensor over the entire anticipated temperature range, then either a series or shunt resistor must be added to avoid undesired activation of the circuit.


If operation of the protection circuit is desired under conditions other than those specified above, then apply the data given in Figure 12.

#### External Inhibit Function for the CA3059

A priority inhibit command may be applied to Terminal 1. The presence of at least +1.2V at  $10\mu A$  will remove drive from the thyristor. This required level is compatible with DTL or  $T^2L$  logic. A logical 1 activates the inhibit function.

#### DC Gate Current Mode for the CA3059

Connecting Terminals 7 and 12 disables the zero-crossing detector and permits the flow of gate current on demand from the differential sensing amplifier. This mode of operation is useful when comparator operation is desired or when inductive loads are switched. Care must be exercised to avoid overloading the internal power supply when operating in this mode. A sensitive gate thyristor should be used with a resistor placed between Terminal 4 and the gate in order to limit the gate current.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid gradations are in mils (10<sup>-3</sup> inch).

The photographs and dimensions represent a chip when it is par of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17mm) larger in both dimensions.

## **DIMENSIONS AND PAD LAYOUT FOR CA3059H AND CA3079H**