

Synchronous Buck PWM and Linear Controller

Features

- **Provide Two Regulated Voltages**
 - Synchronous Rectified Buck PWM Controller
 - Linear Controller
- **Fast Transient Response**
 - 0~85% Duty Ratio
- **Excellent Output Voltage Regulation**
 - 0.8V Internal Reference
 - ±1% Over Line Voltage and Temperature
- **Over Current Protection**
 - Sense Low-Side MOSFET's $R_{DS(ON)}$
- **Under Voltage Lockout**
- **Small Converter Size**
 - 250kHz Free-Running Oscillator
 - Programmable From 70kHz to 800kHz
- **14-Lead SOIC Package**
- **Lead Free and Green Devices Available (RoHS Compliant)**

Applications

- **Graphic Cards**
- **Memory Power Supplies**
- **DSL or Cable MODEMs**
- **Set Top Boxes**
- **Low-Voltage Distributed Power Supplies**

General Description


The APW7063 integrates PWM and linear controller, as well as the monitoring and protection functions into a single package. The synchronous PWM controller which drives dual N-channel MOSFETs, which provides one controlled power outputs with under-voltage and over-current protections. Linear controller drives an external N-channel MOSFET with under-voltage protection.

APW7063 provides excellent regulation for output load variation. An internal 0.8V temperature-compensated reference voltage is designed to meet the various low output voltage applications. APW7063 includes a 250kHz free-running triangle-wave oscillator that is adjustable from 70kHz to 800kHz.

A power-on-reset (POR) circuit limits the VCC minimum operating supply voltage to assure the controller working well. Over current protection is achieved by monitoring the voltage drop across the low side MOSFET, eliminating the need for a current sensing resistor and short circuit condition is detected through the FB pin. The over-current protection triggers the soft-start function until the fault events be removed, but Under-voltage protection will shutdown IC directly.

Pull the COMP pin below 0.4V will shutdown the controller, and both gate drive signals will be low.



Pin Configuration



**SOP-14
(Top View)**

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Ordering and Marking Information

APW7063		Package Code K : SOP-14 Operating Ambient Temperature Range C : 0 to 70 °C Handling Code TR : Tape & Reel Assembly Material G : Halogen and Lead Free Device
APW7063 K :		XXXXX - Date Code

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines “Green” to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V _{CC}	VCC to GND	30	V
LGATE	LGATE to GND	30	V
DRIVE	DRIVE to GND	30	V
UGATE	UGATE to GND	30	V
V _{BOOT}	BOOT to GND	30	V
	PHASE to GND	30	V
	Operating Junction Temperature	0~150	°C
T _{STG}	Storage Temperature	-65 ~ 150	°C
T _{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ _{JA}	Junction to Ambient Resistance in Free Air ^(Note 2) SOP-14	160	°C/W

Note 2: θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions

Symbol	Parameter	Range			Unit
		Min.	Typ.	Max.	
V _{CC}	Supply Voltage	8	12	19	V
V _{BOOT}	Boot Voltage	-	-	26	V


Electrical Characteristics

Unless otherwise specified, these specifications apply over $V_{CC} = 12V$, $V_{BOOT} = 12V$, $R_T = OPEN$ and $T_A = 0 \sim 70^\circ C$. Typical values are at $T_A = 25^\circ C$.


Symbol	Parameter	Test Conditions	APW7063			Unit
			Min.	Typ.	Max.	
SUPPLY CURRENT						
I_{CC}	VCC Nominal Supply	UGATE and LGATE Open	-	3	-	mA
POWER-ON-RESET						
	Rising V_{CC} Threshold		7.0	7.2	7.4	V
	Falling V_{CC} Threshold		6.6	6.8	7.0	V
OSCILLATOR						
	Free Running Frequency	$R_T = OPEN$, $V_{CC} = 12V$	220	250	280	kHz
	Total Variation	$6k\Omega < R_T \text{ to GND} < 200k\Omega$	-15	-	+15	%
	Ramp Amplitude	$R_T = OPEN$	-	1.7	-	V_{P-P}
REFERENCE						
V_{REF}	Reference Voltage		-	0.80	-	V
	Reference Voltage Tolerance		-1	-	+1	%
PWM EEEOR AMPLIFIER						
	DC Gain		-	75	-	dB
	UGATE Duty Range		0	-	85	%
	FB Input Current		-	-	0.1	μA
GATE DRIVERS						
I_{UGATE}	Upper Gate Source	$V_{BOOT} = 12V$, $V_{UGATE} = 6V$	650	800	-	mA
R_{UGATE}	Upper Gate Sink	$I_{UGATE} = 0.3A$	-	4	8	Ω
I_{LGATE}	Lower Gate Source	$V_{CC} = 12V$, $V_{LGATE} = 6V$	550	700	-	mA
R_{LGATE}	Lower Gate Sink	$I_{LGATE} = 0.3A$	-	4	8	Ω
T_D	Dead Time		-	50	-	nS
LINEAR REGULATOR						
	Reference Voltage		-	0.8	-	V
	Regulation		-	2	-	%
	Output Drive Current	$V_{DRIVE} = 4V$	8	10	12	mA
PROTECTION						
	FB Under Voltage Level		-	50	-	%
	FBL Under Voltage Level		-	50	-	%
	OCSET Source Current		-	250	-	μA
VREG						
V_{REG}	Output Voltage Accuracy	$V_{CC} \geq 12V$	5.5	6	6.5	V
I_{OUT}	Output Current Capacity	$V_{CC} = 12V$	-	20	-	mA
SOFT-START AND SHUTDOWN						
T_{SS}	Internal Soft-Start Interval	$C_{SS} = 0\mu F$	-	2	-	mS
I_{SS}	Soft-Start Charge Current		8	10	12	μA
	Shutdown Threshold	COMP Falling	-	0.4	-	V
	Shutdown Hysteresis		-	50	-	mV

Typical Operating Characteristics


Power Up




Power Down



Enable (COMP is left open)




Shutdown (COMP is pulled to GND)




Typical Operating Characteristics (Cont.)


UGATE Falling




UGATERising



Under Voltage Protection (PWM)




Under Voltage Protection (Linear)




Typical Operating Characteristics (Cont.)


PWM Load Transient




Linear Load Transient



UGATE Source Current vs. UGATE Voltage




UGATE Sink Current vs. UGATE Voltage




Typical Operating Characteristics (Cont.)

LGATE Source Current vs. LGATE Voltage




LGATE Sink Current vs. LGATE Voltage




Over Current Protection

V_{CC}=12V, V_{IN}=12V, V_{OUT}=2.5V, R_{OCSET}=1kW
 R_{DS(ON)}=16mW, L=2.2mH, I_{OUT}=15A




Switching Frequency vs. RT Resistance




Typical Operating Characteristics (Cont.)


Comp Sink Current vs. Comp Voltage




Comp Source Current vs. Comp Voltage



Drive Sink Current vs. Drive Voltage




Drive Source Current vs. Drive Voltage




Typical Operating Characteristics (Cont.)


VREG Voltage vs. Supply Voltage




VREG Voltage vs. Load Current



Supply Current vs. Supply Voltage




Reference Voltage vs. Temperature




Typical Application Circuit


1. Boot-Strap - Use Internal Regulator



2. Boot-Strap - Use External Power



Block Diagram



Function Pin Description

RT (Pin 1)

This pin can adjust the switching frequency. Connect a resistor from RT to VCC for decreasing the switching frequency. Conversely, connect a resistor from RT to GND for increasing the switching frequency (See Typical Characteristics).

SS (Pin 2)

Connect a capacitor from this pin to GND to set the soft-start interval of the converter. An internal 10µA current source charges this capacitor to 5.2V. The SS voltage clamps the reference voltage to the SS voltage, and Figure 1 shows the soft-start interval. At t₀, the internal source current starts to charge the capacitor and the internal 0.8V reference also starts to rise and follows the SS. Until the internal reference reaches to 0.8V at t₂, the soft-start interval is completed. This method provides a rapid and controlled output voltage rise. The way of the Soft-Start of the output2 is the same as the output1, but it starts from the SS at 2.2V to 3.0V. The APW7063 also provides the internal Soft-Start which is fixed to 2ms (t₀ to t₁). If the external Soft-Start interval is slower than the internal Soft-Start interval (C_{SS}<0.025µF) or no external capacitor, the Soft-Start will follow the internal Soft-Start.

$$T_{\text{Soft-Start}} = t_1 - t_0 = \frac{C_{\text{SS}}}{I_{\text{SS}}} \times 0.8V$$

$$t_3 = t_2 + \frac{C_{\text{SS}}}{I_{\text{SS}}} \times 0.8V$$

Where:

C_{SS} = external Soft-Start capacitor

I_{SS} = Soft-Start current = 10µA

$$t_2 = \frac{C_{\text{SS}}}{I_{\text{SS}}} \times 2.2V$$




Figure 1. Soft-Start Interval

VREG (Pin 3)

An internal regulator will supply 6V for boost voltage, a 1µF capacitor to GND is recommended for stability. If the VREG voltage has variation by other interference, the IC can not work normally. When the VCC<8V, don't use the VREG for BOOST voltage.

FB (Pin 4)

FB pin is the inverting input of the error amplifier, and it receives the feedback voltage from an external resistive divider across the output (V_{OUT}). The output voltage is determined by :

$$V_{\text{OUT}} = 0.8V \times \left(1 + \frac{R_{\text{OUT}}}{R_{\text{GND}}} \right)$$

where R_{OUT} is the resistor connected from V_{OUT} to FB, and R_{GND} is the resistor connected from FB to GND.

When the FB voltage is under 50% V_{ref}, it will cause the under voltage protection and shutdown the device. Remove the condition and restart the VCC voltage or pull the COMP from low to high once will enable the device again.

COMP (Pin 5)

This pin is the output of the error amplifier. Add an external resistor and capacitor network to provide the loop compensation for the PWM converter (See Application Information).

Function Pin Description (Cont.)

COMP (Pin 5) (Cont.)

Pull this pin below 0.4V will shutdown the controller, forcing the UGATE and LGATE signals to be 0V. A soft-start cycle will be initiated upon the release of this pin.

GND (Pin 6)

Signal ground for the IC.

PHASE (Pin 7)

A resistor (R_{OCSET}) is connected between this pin and the drain of the low-side MOSFET will determine the over current limit. An internal 250 μ A current source will flow through this resistor, creating a voltage drop. This voltage will be compared with the voltage across the low-side MOSFET. The threshold of the over current limit is therefore given by :

$$R_{OCSET} = \frac{I_{LIMIT} \times R_{DS(ON)}}{250\mu A}$$

An over current condition will cycle the soft-start function until the over current condition is removed. Because of the comparator delay time, the on time of the low-side MOSFET must be longer than 800ns to have the over current protection work.

UGATE (Pin 8)

This pin provides gate drive for the high-side MOSFET.

BOOT (Pin 9)

This pin provides the supply voltage to the high side MOSFET driver. For driving logic level N-channel MOSFET, a bootstrap circuit can be used to create a suitable driver's supply.

PGND (Pin 10)

Power ground for the gate driver. Connect the lower MOSFET source to this pin.

LGATE (Pin 11)

This pin provides the gate drive signal for the low side MOSFET.

VCC (Pin 12)

This pin provides a supply voltage for the device. When VCC is above the rising threshold 4.2V, it turns on the device is turned on. Conversely, when VCC is below the falling threshold 3.9V, the device is turned off.

A 1 μ F decoupling capacitor to GND is recommended.

DRIVE (Pin 13)

Connect this pin to the gate of an external N-channel MOSFET transistor. This pin provides the gate voltage for the linear regulator pass transistor. It also provides a means of compensating the linear controller for applications where the user needs to optimize the regulator transient response.

FBL (Pin 14)

Connect this pin to the output of the linear regulator via a proper sized resistor divider. The voltage at this pin is regulated to 0.8V and the output voltage is determined using the following equation :

$$V_{OUT} = 0.8V \times \left(1 + \frac{R_{OUT}}{R_{GND}} \right)$$

where R_{OUT} is the resistor connected from V_{OUT} to FBL, and R_{GND} is the resistor connected from FBL to GND.

This pin also monitors the under-voltage events. If the linear regulator is not used, tie the FBL to VREG.

Application Information

Component Selection Guidelines

Output Capacitor Selection

The selection of C_{OUT} is determined by the required effective series resistance (ESR) and voltage rating rather than the actual capacitance requirement. Therefore, selecting high performance low ESR capacitors is intended for switching regulator applications. In some applications, multiple capacitors have to be paralalled to achieve the desired ESR value. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately $I_{OUT}/2$ where I_{OUT} is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

For high frequency decoupling, a ceramic capacitor between 0.1 μ F to 1 μ F can connect between V_{CC} and ground pin.

Inductor Selection

The inductance of the inductor is determined by the output voltage requirement. The larger the inductance, the lower the inductor's current ripple. This will translate into lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{F_s \times L} \times \frac{V_{OUT}}{V_{IN}}$$

where F_s is the switching frequency of the regulator.

$$\Delta V_{OUT} = I_{RIPPLE} \times ESR$$

A tradeoff exists between the inductor's ripple current and the regulator load transient response time. A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current and vice versa. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the

ripple current to be approximately 30% of the maximum output current.

Once the inductance value has been chosen, selecting an inductor is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is make of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

Compensation

The output LC filter of a step down converter introduces a double pole, which contributes with -40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network between COMP pin and ground should be added. The simplest loop compensation network is shown in Figure 5.

The output LC filter consists of the output inductor and output capacitors. The transfer function of the LC filter is given by:

$$GAIN_{LC} = \frac{1 + s \times ESR \times C_{OUT}}{s^2 \times L \times C_{OUT} + s \times ESR \times C_{OUT} + 1}$$

The poles and zero of this transfer function are:

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$

The FLC is the double poles of the LC filter, and FESR is the zero introduced by the ESR of the output capacitor.




Figure 2. The Output LC Filter

Application Information (Cont.)

Compensation (Cont.)




Figure 3. The LC Filter Gain & Frequency

The PWM modulator is shown in Figure 4. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:

$$GAIN_{PWM} = \frac{V_{IN}}{\Delta V_{OSC}}$$




Figure 4. The PWM Modulator

The compensation circuit is shown in Figure 5. R3 and C1 introduce a zero and C2 introduces a pole to reduce the switching noise. The transfer function of error amplifier is given by:

$$GAIN_{AMP} = gm \times Z_o = gm \times \left[\left(R3 + \frac{1}{sC1} \right) // \frac{1}{sC2} \right]$$

$$= gm \times \frac{\left(s + \frac{1}{R3 \times C1} \right)}{s \times \left(s + \frac{C1 + C2}{R3 \times C1 \times C2} \right) \times C2}$$

The pole and zero of the compensation network are:

$$F_P = \frac{1}{2 \times \pi \times R3 \times \frac{C1 \times C2}{C1 + C2}}$$

$$F_Z = \frac{1}{2 \times \pi \times R3 \times C1}$$




Figure 5. Compensation Network

The closed loop gain of the converter can be written as:

$$GAIN_{LC} \times GAIN_{PWM} \times \frac{R2}{R1 + R2} \times GAIN_{AMP}$$

Figure 6 shows the converter gain and the following guidelines will help to design the compensation network.

1. Select the desired zero crossover frequency FO:

$$(1/5 \sim 1/10) \times FS > FO > FZ$$

Use the following equation to calculate R3:

$$R3 = \frac{\Delta V_{OSC}}{V_{IN}} \times \frac{F_{ESR}}{F_{LC}^2} \times \frac{R1 + R2}{R2} \times \frac{F_o}{gm}$$

Where:

$$gm = 900\mu A/V$$

2. Place the zero FZ before the LC filter double poles

FLC:

$$FZ = 0.75 \times FLC$$

Calculate the C1 by the equation:

$$C1 = \frac{1}{2 \times \pi \times R1 \times 0.75 \times FLC}$$

3. Set the pole at the half the switching frequency:

$$FP = 0.5 \times FS$$

Application Information (Cont.)

Compensation (Cont.)

Calculate the C2 by the equation:

$$C2 = \frac{C1}{\pi \times R3 \times C1 \times F_s - 1}$$




Figure 6. Converter Gain & Frequency

MOSFET Selection

The selection of the N-channel power MOSFETs is determined by the $R_{DS(ON)}$, reverse transfer capacitance (C_{RSS}), and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following equations:

$$P_{UPPER} = I_{out}^2 (1 + TC)(R_{DS(ON)})D + (0.5)(I_{out})(V_{IN})(t_{sw})F_s$$

$$P_{LOWER} = I_{out}^2 (1 + TC)(R_{DS(ON)})(1-D)$$

where I_{OUT} is the load current

TC is the temperature dependency of $R_{DS(ON)}$

F_s is the switching frequency

t_{sw} is the switching interval

D is the duty cycle

Note that both MOSFETs have conduction losses while the upper MOSFET include an additional transition loss. The switching interval, t_{sw} , is the function of the reverse transfer capacitance C_{RSS} . Figure 7 illustrates the switching waveform internal of the MOSFET.

The $(1+TC)$ term factors in the temperature dependency of the $R_{DS(ON)}$ and can be extracted from the " $R_{DS(ON)}$ vs Temperature" curve of the power MOSFET.

Linear Regulator Input/Output Capacitor Selection

The input capacitor is chosen based on its voltage rating. Under load transient condition, the input capacitor will momentarily supply the required transient current. A $1\mu F$ ceramic capacitor will be sufficient in most applications. The output capacitor for the linear regulator is chosen to minimize any droop during load transient condition. In addition, the capacitor is chosen based on its voltage rating.

Linear Regulator MOSFET Selection

The maximum DRIVE voltage is determined by the VCC. Since this pin drives an external N-channel MOSFET, the maximum output voltage of the linear regulator is dependent upon the VGS.

$$V_{OUT2MAX} = V_{CC} - V_{GS}$$

Another criteria is its efficiency of heat removal. The power dissipated by the MOSFET is given by:

$$P_{diss} = I_{out} * (V_{IN} - V_{OUT2})$$

where I_{out} is the maximum load current

V_{out2} is the nominal output voltage

In some applications, heatsink may be required to help maintain the junction temperature of the MOSFET below its maximum rating.

Layout Consideration

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedances should be minimized by using short and wide printed circuit traces. Signal and power grounds are to be kept separate and finally combined using ground plane construction or single point grounding. Figure 8 illustrates the layout, with bold lines indicating high current paths. Components along the bold lines should be placed close together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE, and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible.
- The ground return of C_{IN} must return to the combine C_{OUT} (-) terminal.

Application Information (Cont.)

Layout Consideration (Cont.)

- Capacitor C_{BOOT} should be connected as close to the BOOT and PHASE pins as possible.




Figure 7. Switching waveform across MOSFET





Figure 8. Recommended Layout Diagram

Package Information


SOP-14



SYMBOL	SOP-14			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A		1.75		0.069
A1	0.10	0.25	0.004	0.010
A2	1.25		0.049	
b	0.31	0.51	0.012	0.020
c	0.17	0.25	0.007	0.010
D	8.55	8.75	0.337	0.344
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
h	0.25	0.50	0.010	0.020
L	0.40	1.27	0.016	0.050
θ	0°	8°	0°	8°

- Note: 1. Follow JEDEC MS-012 AB.
 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
 3. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.

Carrier Tape & Reel Dimensions



Application	A	H	T1	C	d	D	W	E1	F
SOP-14	330.0 ±0.00	50 MIN.	16.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	16.0 ±0.30	1.75 ±0.10	7.50 ±0.10
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 ±0.10	8.0 ±0.10	2.0 ±0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40 ±0.20	9.00 ±0.20	2.10 ±0.20


(mm)

Devices Per Unit


Package Type	Unit	Quantity
SOP-14	Tape & Reel	2500

Taping Direction Information

SOP-14



Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak		
Temperature min (T_{smin})	100 °C	150 °C
Temperature max (T_{smax})	150 °C	200 °C
Time (T_{smin} to T_{smax}) (t_s)	60-120 seconds	60-120 seconds
Average ramp-up rate (T_{smax} to T_p)	3 °C/second max.	3°C/second max.
Liquidous temperature (T_L)	183 °C	217 °C
Time at liquidous (t_L)	60-150 seconds	60-150 seconds
Peak package body Temperature (T_p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t_p)** within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature (T_p) is defined as a supplier minimum and a user maximum.		
** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.		

Table 1. SnPb Eutectic Process – Classification Temperatures (T_c)

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (T_c)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ 125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 _{tr} 100mA

Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,

Hsin-Chu, Taiwan, R.O.C.

Tel : 886-3-5642000

Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,

Sindian City, Taipei County 23146, Taiwan

Tel : 886-2-2910-3838

Fax : 886-2-2917-3838