

MOS INTEGRATED CIRCUIT MC-22107

MCP (MULTI-CHIP PACKAGE) FLASH MEMORY AND SRAM 16M-BIT FLASH MEMORY AND 1M-BIT SRAM

Description

The MC-22107 is a MCP (Multi-Chip Package) of 16,777,216 bits (1,048,576 words by 16 bits) flash memory and 1,048,576 bits (131,072 words by 8 bits) static RAM.

The MC-22107 is packaged in a 48-pin plastic BGA.

Features

General Features

• Fast access time : 100 ns (MAX.)

• Voltage range : Vcc = 2.7 to 3.6 V

• Wide operating temperature : -20 to +85 °C

Flash Memory Features

- 1,048,576 words by 16 bits organization
- Minimum number of repetitions for program / erase : 100,000 times
- Sector erase architecture :

35 sectors (1 \times 8K bytes, 2 \times 4K bytes, 1 \times 16K bytes, and 31 \times 32K bytes)

Any combination of sectors can be concurrently erased. Also supports full chip erase.

- Boot code sector at the bottom sector
- · Automatic erase function
- Functions for automatic erasure :

Erase suspend / resume function

- · Automatic program function
- Data polling and toggle bit
- Ready (Busy) output (RY (/BY))
- Supply current

Reset mode : $5.0 \mu A \text{ (MAX.)}$ Standby mode : $5.0 \mu A \text{ (MAX.)}$ Operating mode : 35 mA (MAX.)

SRAM Features

- 131,072 words by 8 bits organization
- Supply current

At operating : 35 mA (MAX.) At standby : 26 μ A (MAX.)

Two Chip Enable inputs: /CE1s, CE2s
Data retention supply voltage: 2.0 to 3.6 V

The information in this document is subject to change without notice.



Ordering Information

Part number	Flash Memory	Flash Memory	SRAM	Package
	Boot code sector	Access time (MAX.)	Access time (MAX.)	
MC-22107F1-DE1-B10	at the bottom sector	100 ns	100 ns	48-pin plastic BGA (10 × 14 mm)

Pin Configuration

48-pin Plastic BGA (10 × 14 mm)

Top View Bottom View 00000000 0000000 00000000 00000000 5 00000000 00000000 4 00000000 00000000 3 00000000 00000000 2 00000000 0000000 1 ABCDEFGH HGFEDCBA

				Тор	View			
	Α	В	С	D	Е	F	G	Н
6	/CE1s	Vss	1/01	A1	A2	A 4	CE2s	A9
5	A10	I/O5	1/02	A0	АЗ	A 7	RY (/BY) A14
4	/OE	I/O7	1/04	1/00	A 6	A18	/RESET	A15
3	A11	A8	A 5	1/08	I/O3	1/012	A12	A19
2	A13	A17	SA	/CEf	I/O10	Vccf	1/06	I/O15 / A-1
1	/WE	Vccs	A16	Vss	I/O9	1/011	I/O13	I/O14

Common Pins Flash Memory Pins

A0 - A15	: Address Inputs	A16 - A19	: Address Inputs (Flash Memory)
1/00 - 1/07	: Data Inputs / Outputs	I/O8 - I/O15	: Data Inputs / Outputs (Flash Memory)
/OE	: Output Enable	/CEf	: Chip Enable (Flash Memory)
/WE	: Write Enable	RY (/BY)	: Ready (Busy) Outputs
Vss	: Ground	/RESET	: Hardware Reset Input
NC Note	: No Connection	Vccf	: Supply Voltage (Flash Memory)
		SRAM Pins	
		SA	: Address Input (A16 for SRAM)
		/CE1s	: Chip Enable 1 (SRAM)
		CE2s	: Chip Enable 2 (SRAM)


Note Some signals can be applied because this pin is not internally connected.

Vccs

: Supply Voltage (SRAM)



Block Diagram



Bus Operations

Operation	Flash N	1emory	SR	АМ		Common	
	/RESET	/CEf	/CE1s	CE2s	/OE	/WE	1/00 - 1/07
Full standby	Н	Н	Н	×	×	×	Hi-Z
			×	L			
Output disable	Н	×	×	×	Н	Н	Hi-Z
Read from Flash Memory Note	Н	L	Н	×	L	Н	Data out
			×	L			
Write to Flash Memory	Н	L	Н	×	Н	L	Data in
			×	L			
Flash Memory hardware reset	L	×	Н	×	×	×	Hi-Z
			×	L			
Read from SRAM	Н	Н	L	Н	L	Н	Data out
Write to SRAM	Н	Н	L	Н	×	L	Data in

Remarks 1. ×: Don't care

H: VIH L: VIL

2. Other operations except for indicated in this table are inhibited.

3. Do not apply /CEf = V_{IL} , /CE1s = V_{IL} and CE2s = V_{IH} at a time.



Sector Layout / Sector Address Table (Flash Memory)

Sector Layout

Sector Address Table

	Address	Sector address	A19	A18	A17	A16	A15	A14	A13	A12
32K words	FFFFFH F8000H	SA34	1	1	1	1	1	×	×	×
32K words	F7FFFH F0000H	SA33	1	1	1	1	0	×	×	×
32K words	EFFFFH E8000H	SA32	1	1	1	0	1	×	×	×
32K words	E7FFFH E0000H	SA31	1	1	1	0	0	×	×	×
32K words	DFFFFH D8000H	SA30	1	1	0	1	1	×	×	×
32K words	D7FFFH D0000H	SA29	1	1	0	1	0	×	×	×
32K words	CFFFFH C8000H	SA28	1	1	0	0	1	×	×	×
32K words	C7FFFH	SA27	1	1	0	0	0	×	×	×
32K words	BFFFFH B8000H	SA26	1	0	1	1	1	×	×	×
32K words	B7FFFH B0000H	SA25	1	0	1	1	0	×	×	×
32K words	AFFFFH A8000H	SA24	1	0	1	0	1	×	×	×
32K words	A7FFFH	SA23	1	0	1	0	0	×	×	×
32K words	9FFFFH	SA22	1	0	0	1	1	×	×	×
32K words	98000H 97FFFH 90000H	SA21	1	0	0	1	0	×	×	×
32K words	8FFFFH 88000H	SA20	1	0	0	0	1	×	×	
32K words	87FFFH	SA19	1	0	0	0	0	×	×	
32K words	80000H 7FFFFH 78000H	SA18	0	1	1	1	1		×	
32K words	77FFFH	SA17	0	1	1	1	0		×	
32K words	70000H 6FFFFH	 SA16	0	1	1	0	1			
32K words	68000H 67FFFH	 SA15	0	1	1	0	0		×	
32K words	60000H 5FFFFH	 SA14	0	1	0	1	1		×	
32K words	58000H 57FFFH	SA13	0	1	0	1	0		×	
32K words	50000H 4FFFFH	SA12	0	1	0	0	1		×	
32K words	48000H 47FFFH	SA11	0	1	0	0	0		×	
32K words	40000H 3FFFFH	SA10	0	0	 1	1	1	×	×	
32K words	38000H 37FFFH	SA9	0	0	<u>-</u>	1	0		×	
32K words	30000H 2FFFFH	 SA8	0	0	<u>-</u> -	0	1		×	
32K words	28000H 27FFFH	SA7	0	0	' 1	0	0		×	
32K words	20000H 1FFFFH	SA7	0	0	0	1	1			
32K words	18000H 17FFFH	SA5	0		0				×	×
32K words	10000H 0FFFFH	SA5 SA4		0		1	0		×	×
16K words	08000H 07FFFH		0	0	0	0	1	×	×	×
	04000H 03FFFH	SA3	0	0	0	0	0	1	0	×
4K words	03000H 02FFFH	SA2	0	0	0	0	0	0	1	1
4K words	02000H 01FFFH	SA1	0	0	0	0	0	0	1	0
8K words	00000H	SA0	0	0	0	0	0	0	0	_ ×



Command Definitions (Flash Memory)

Command sequence	Bus	1st l	ous	2nd	bus	3rd l	ous	4th I	ous	5th l	ous	6th I	ous
	cycles	write	cycle	write o	cycle	write o	cycle	read / wri	ite cycle	write o	cycle	write	cycle
		Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read / Reset Note 1	1	хххН	F0H	-	_	-	_	_	-	-	_	-	_
Read / Reset Note 1	3	555H	ААН	2AAH	55H	555H	F0H	RA	RD	-	_	-	_
Read Product ID code	3	555H	AAH	2AAH	55H	555H	90H	_	-	_	_	_	_
(Manufacturer code / Device code)													
Program	4	555H	ААН	2AAH	55H	555H	A0H	PA	PD	ı	_	-	_
Chip erase	6	555H	ААН	2AAH	55H	555H	80H	555H	ААН	2AAH	55H	555H	10H
Sector erase	6	555H	ААН	2AAH	55H	555H	80H	555H	ААН	2AAH	55H	SA	30H
Sector erase suspend Note 2	1	хххН	вон	_	-	-	_	_	-	-	_	-	_
Sector erase resume Note 3	1	xxxH	30H	-	-	-	_	_	-	-	_	-	_
Set to fast mode	3	555H	ААН	2AAH	55H	555H	20H	_	-	-	_	-	_
Fast program Note 4	2	хххН	A0H	PA	PD	-	_	_	_	_	_	_	_
Reset from fast mode Note 4	2	xxxH	90H	хххН	F0H	1	_	_	-	-	_	ı	_
Extended sector protect Note 4	4	хххН	60H	SPA	60H	SPA	40H	SPA	SD	_	_	_	_

Notes 1. Both Read / Reset commands are functionally equivalent, resetting the device to the read mode.

- 2. Sector erase can be suspended during sector erase with Addr. = VIH or VIL, Data = B0H.
- 3. Sector erase can be resumed after sector erase suspend with Addr. = VIH or VIL, Data = 30H.
- 4. These commands are valid in fast mode.
- Remarks 1. RA: Address of the memory location to be read.
 - RD : Data read from location RA during read operation.
 - PA : Address of the memory location to be programmed. Addresses are latched in the falling edge of the write pulse.
 - PD : Data to be programmed at location PA.
 - SA: Address of the sector to be erased. The combination of A19, A18, A17, A16, A15, A14, A13 and A12 will uniquely select any sector. See **Sector Address Table**.
 - SPA: Sector address to be protected. Set sector address (SA), and (A6, A1, A0) to (0, 1, 0).
 - SD : Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.
 - 2. Address bits A11 to A20 = ViH or Vi∟ for all address commands except for Program Address (PA) and Sector Address (SA).
 - 3. For Bus operation, see Bus Operations.



Product ID Code (Manufacturer's Code / Device Code) (Flash Memory)

Product ID Code		Addres	s inputs	
	A6	A1	A0	Hex
Manufacturer's Code	L	L	L	04H
Device code	L	L	Н	2249H

Product ID Code		Code outputs															
	I/O 15	I/O 14	I/O 13	I/O 12	I/O 11	I/O 10	I/O 9	I/O 8	I/O 7	I/O 6	I/O 5	I/O 4	I/O 3	I/O 2	I/O 1	/O o	Hex
Manufacturer's Code	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	04H
Device code	0	0	1	0	0	0	1	0	0	1	0	0	1	0	0	1	2249H

Remark H:VIII

 $L:V_{\mathsf{IL}}$



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc	with respect to Vss	-0.3 to +4.6	٧
Input / Output voltage	V ⊤	with respect to Vss	-0.3 to Vccf +0.5 Note	٧
			-0.3 to Vccs +0.5 Note	
Operating ambient temperature	TA		-20 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note During voltage transitions, inputs may undershoot Vss to −2.0 V, or overshoot to Vccf + 0.5 V or Vccs + 0.5 V for pulse width (≤ 20 ns).

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vccf, Vccs		2.7		3.6	٧
Operating ambient temperature	Ta		-20		+85	°C



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Common

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
High level input voltage	V⊪		2.2		Vcc + 0.3	٧
Low level input voltage	V⊩		-0.3		0.6	٧
High level output voltage	V oн	IOH = -500μ A, Vccf = Vccs = Vcc (MIN.)	Vcc - 0.5			٧
Low level output voltage	V oL	IoL = +2.1 mA, Vccf = Vccs = Vcc (MIN.)			0.4	٧
Input leakage current	I⊔		-1.0		+ 1.0	μΑ
Output leakage current	ILO		-1.0		+ 1.0	μΑ

Flash Memory

Parameter	Symbol	Test condi	tion	MIN.	TYP.	MAX.	Unit
Flash memory Vcc supply	lcc1f	Vccf = Vcc (MAX.),	toycle = 10 MHz			35	mA
current (Read)		$/CEf = V \sqcup, /OE = V \sqcup$	toycle = 5 MHz			17	
Flash memory Vcc supply	lcc₂f	Vccf = Vcc (MAX.), /CEf	= V∟, /OE = Vℍ			35	mA
current (Program / erase)							
Flash memory Vcc standby	Is _{B1} f	Vccf = Vcc (MAX.), /CEf			5	μΑ	
current		/RESET = V ccf \pm 0.3 V					
Flash memory Vcc standby	Is _{B2} f	Vccf = Vcc (MAX.), /RES	SET = Vss ± 0.3 V			5	μA
current (/RESET)							
Flash memory voltage	V ID			11.5	12	12.5	٧
for reading product ID code and							
temporary sector unprotect							
Flash memory low Vcc lock-out	V LKO			2.3		2.5	V
voltage							

SRAM

Parameter	Symbol		MIN.	TYP.	MAX.	Unit		
SRAM Vcc supply	Icc1s	/CE1s = V _L , CE2s = \	/⊪, I⊮o = 0 mA	toycle = 10 MHz			35	mA
current				toycle = 1 MHz			12	
	lcc2 s	/CE1s ≤ 0.2 V, CE2s	/CE1s ≤ 0.2 V, CE2s ≥ Vccs − 0.2 V,				35	mA
		I⊮o = 0 mA, V⊩ ≤ 0.2 V	$I_{VO} = 0 \text{ mA}, V_{IL} \le 0.2 \text{ V}, V_{IH} \ge V_{COS} - 0.2 \text{ V}$				8	
SRAM Vcc standby	Isb1 s	/CE1s = V⊩ or CE2s =	= VIL				2	mA
current	Isb2 s	/CE1s≥Vccs - 0.2 V,	$V\cos$ = 3.0 V ± 0.3 V	T _A = 25 °C		1	2	μΑ
		CE2s ≥ Vccs - 0.2 V		T _A = -20 to +85 °C			22	
		or CE2s ≤ 0.2 V	Vccs = 3.3 V ± 0.3 V	T _A = 25 °C		2	3	
				T _A = -20 to +85 °C			26	

Capacitance ($T_A = 25$ °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	$V_{IN} = 0 V$	TBD	TBD	TBD	рF
Output capacitance	Соит	Vout = 0 V	TBD	TBD	TBD	pF

Remarks 1. VIN: Input voltage, Vout: Output voltage


2. These parameters are periodically sampled and not 100% tested.




AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load

1 TTL + 30 pF

/CE Timing

Parameter	Symbol		Test Condition	MIN.	TYP.	MAX.	Unit	Notes
	JEDEC	Standard						
/CE recover time	-	t ccr		0			ns	

Alternating SRAM to Flash Memory Timing Chart






Read Operations (Flash Memory)

Parameter	Syr	nbol	Test Condition	MIN.	TYP.	MAX.	Unit	Notes
	JEDEC	Standard						
Read cycle time	tavav	t RC		100			ns	
Address to output delay	tavqv	tacc	/CEf = /OE = V⊩			100	ns	
/CEf to output delay	t ELQV	t cef	/OE = V IL			100	ns	
/OE to output delay	tgLqv	t oe	/CEf = V⊥			40	ns	
/CEf to output Hi-Z	t eh q z	t dF	/OE = V IL			30	ns	
/OE to output Hi-Z	t gн q z	t dF	/CEf = V∟			30	ns	
Output hold time from addresses,	taxqx	tон		0			ns	
/CEf or /OE, whichever occurs first								
/RESET hold time before read	_	tян		200			ns	
/RESET pin low to read mode	-	tready				20	μs	·

Remark top is the time from inactivation of /CEf or /OE to high-impedance state output.

Read Cycle Timing Chart (Flash Memory)





Erase / Program Operations (Flash Memory)

Paran	neter	Syr	nbol	MIN.	TYP.	MAX.	Unit	Notes
		JEDEC	Standard					
Write cycle time		tavav	two	100			ns	
Address setup time (/WE	to address)	tavwl	tas	0			ns	
Address setup time (/CE	f to address)	t avel	tas	0			ns	
Address hold time (/WE	to address)	twLax	tан	50			ns	
Address hold time (/CEf	to address)	ţelax	ţан	50			ns	
Data setup time		tоvwн	tos	50			ns	
Data hold time		tw HDX	t DH	0			ns	
/OE setup time		_	toes	0			ns	
/OE hold time	Read	_	t oeh	0			ns	
	Toggle and data polling			10				
Read recover time before	e write (/OE to /CEf)	t GHEL	t GHEL	0			ns	
Read recover time before	e write (/OE to /WE)	t gh w L	t _{GHWL}	0			ns	
/WE setup time (/CEf to	/WE)	ţwlel	tws	0			ns	
/CEf setup time (/WE to	/CEf)	ţELWL	tcs	0			ns	
/WE hold time (/CEf to /\	WE)	t eh w h	tw⊢	0			ns	
/CEf hold time (/WE to /0	CEf)	tw HEH	t cH	0			ns	
Write pulse width		twLwH	tw₽	50			ns	
/CEf pulse width		t eleh	t cp	50			ns	
Write pulse width high		twhwl	twpн	30			ns	
/CEf pulse width high		t ehel	t CPH	30			ns	
Byte programming opera	ıtion	twhwh1	twhwh1		16		μs	
Sector erase operation		t whwh2	twhwh2		1	15	sec	1
Vccf setup time			tvcs	50			μs	
Voltage transition time		-	tv lht	4			μs	2
Rise time to V□		-	t vidr	500			ns	2
Recover time from RY (/BY)		-	t RB	0			ns	
/RESET pulse width		-	t rp	500			ns	
Delay time from embedd	led output enable		t eoe			100	ns	
Program / Erase valid to	RY (/BY) delay	-	tBUSY			90	ns	

 $\textbf{Notes 1.} \ \ \, \textbf{This does not include the preprogramming time}.$


2. For sector protect operation only.

Erase / Program Performance (Flash Memory)

Parameter	Description	MIN.	TYP.	MAX.	Unit
Sector erase time	Excludes programming time prior to erasure		1	15	sec
Byte programming time	Excludes system-level overhead		16	5,200	μs
Chip programming time	Excludes system-level overhead		16.8	100	sec
Erase / Program cycle		100,000			cycles



Write Cycle Timing Chart (/WE Controlled) (Flash Memory)



Remarks 1. This timing chart indicates last two bus cycles out of four bus cycles sequence.

2. PA is address of the memory location to be programmed.


PD is data to be programmed at byte address.

/I/O7 is output of the complement of the data written to the device.

Dout is output of the true data written to the device.



Write Cycle Timing Chart (/CEf Controlled) (Flash Memory)




Remarks 1. This timing chart indicates last two bus cycles out of four bus cycles sequence.

- 2. PA is address of the memory location to be programmed.
 - PD is data to be programmed at byte address.
 - /I/O7 is output of the complement of the data written to the device.
 - DOUT is output of the true data written to the device.




Chip / Sector Erase Operation Timing Chart (Flash Memory)




Note SA is the sector address for sector erase (see Sector Address Table). For chip erase, address = 555H.

Data Polling during Automatic Program / Erase Operations Timing Chart (Flash Memory)




Note I/O7 = Valid data (the device has completed the automatic program / erase operation).

Toggle Bit during Automatic Program / Erase Operations Timing Chart (Flash Memory)




Note I/O6 = Stop toggling (the device has completed the automatic program / erase operation).

RY (/BY) during Write / Erase Operations Timing Chart (Flash Memory)




/RESET, RY (/BY) Timing Chart (Flash Memory)






Temporary Sector Unprotect Timing Chart (Flash Memory)





Extended Sector Protect Timing Chart (Flash Memory)



Remark SPAX is sector address to be protected.


SPAY is next sector address to be protected.



Read Cycle (SRAM)

Parameter	Symbol	MIN.	MAX.	Unit	Notes
Read cycle time	trc	100		ns	
Address access time	taa		100	ns	
/CE1s access time	t co1		100	ns	
CE2s access time	t co2		100	ns	
/OE to output valid	toe		50	ns	
Output hold from address change	tон	10		ns	
/CE1s to output in low impedance	tLZ1	5		ns	
CE2s to output in low impedance	tLZ2	5		ns	
/OE to output in low impedance	t orz	0		ns	
/CE1s to output in high impedance	tHZ1		40	ns	
CE2s to output in high impedance	tHZ2		40	ns	
/OE to output hold in high impedance	ţонz		40	ns	

Read Cycle Timing Chart (SRAM)



Remark In read cycle, /WE should be fixed to high level.




Write Cycle (SRAM)

Parameter	Symbol	MIN.	MAX.	Unit	Notes
Write cycle time	twc	100		ns	
/CE1s to end of write	tcw1	80		ns	
CE2s to end of write	tcw2	80		ns	
Address valid to end of write	taw	80		ns	
Address setup time	tas	0		ns	
Write pulse width	twp	60		ns	
Write recovery time	twn	0		ns	
Data valid to end of write	tow	60		ns	
Data hold time	t oH	0		ns	
/WE to output in high impedance	twнz		40	ns	
Output active from end of write	tow	0		ns	




Write Cycle Timing Chart (/WE Controlled) (SRAM)



- Cautions 1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inacvtivated.
 - 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.
- Remarks 1. Write operation is done during the overlap time of a low level /CE1s, WE, and a high level CE2s.
 - 2. IF /CE1s changes to low level at the same time or after the change of /WE to low level, or if CE2s changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance time.
 - 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.



Write Cycle Timing Chart (/CE1s Controlled) (SRAM)




Cautions 1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inacvtivated.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1s, WE, and a high level CE2s.



Write Cycle Timing Chart (CE2s Controlled) (SRAM)



Cautions 1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inacvtivated.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1s, WE, and a high level CE2s.



Low Vcc Data Retention Characteristics (SRAM)


Parameter	Symbol	Test condition		TYP.	MAX.	Unit
Data retention supply voltage	V _{GGDR1}	$/CE1s \ge Vccs - 0.2 \text{ V}, CE2s \ge Vccs - 0.2 \text{ V}$	2.0		3.6	٧
	Vccdr2	CE2s ≤ 0.2 V				
Data retention supply current	ICCDR1	Vccs = 3.0 V, /CE1s ≥ Vccs - 0.2 V,		0.5	20 Note	μΑ
		CE2s \geq Vccs $-$ 0.2 V or CE2s \leq 0.2 V				
	ICCDR2	Vccs = 3.0 V, CE2s ≤ 0.2 V		0.5	20 ^{Note}	μΑ
Chip deselection to data retention mode	t CDR		0			ns
Operation recovery time	t⊓		5			ms

Note 3 μ A (MAX.) (TA \leq 40 °C), 1 μ A (MAX.) (TA \leq 25 °C)




Data Retention Timing Chart (SRAM)

(1) /CE1s Controlled



Remark On the data retention mode by controlling /CE1s, the input level of CE2s must be CE2s ≥ Vccs − 0.2 V or CE2s ≤ 0.2 V. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.


(2) CE2s Controlled



Remark The other pins (/CE1s, Address, I/O, /WE, /OE) can be in high impedance state.



Package Drawing



Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the MC-22107.

Type of Surface Mount Device

MC-22107F1-DE1-B10 : 48-pin plastic BGA (10 \times 14 mm)

[MEMO]



NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed imme-diately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5