

## N-Channel Enhancement MOSFET

### GENERAL DESCRIPTION

The ME20N03 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.



### FEATURES

- $R_{DS(ON)} \leq 15m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 20m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

- Power Management in Desktop Computer
- Video Graphic Accelerate Card
- Battery Powered System
- DC/DC Converter

### PIN CONFIGURATION



N-Channel MOSFET

### Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		$V_{DSS}$	30	V	
Gate-Source Voltage		$V_{GSS}$	$\pm 20$	V	
Continuous Drain Current	$T_C=25^\circ C$	$I_D$	39 <sup>(Note 1)</sup>	A	
	$T_C=100^\circ C$		25		
Pulsed Drain Current		$I_{DM}$	100	A	
Maximum Power Dissipation	$T_C=25^\circ C$	$P_D$	37	W	
	$T_C=70^\circ C$		24		
Operating Junction Temperature		$T_J$	-55 to 150	°C	
Thermal Resistance-Junction to Ambient <sup>†(Note 2)</sup>		$R_{\theta JA}$	$T \leq 10$ sec	15	°C/W
			Steady State	45	
Thermal Resistance-Junction to Case		$R_{\theta JC}$	3.3	°C/W	

Note 1: Bonding wire current limit







Note 2: The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

## N-Channel Enhancement MOSFET






Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1	2	3	V
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	30			
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μA
		V <sub>DS</sub> =30V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			5	
R <sub>DS(on)</sub>	Drain-Source On-State Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =15A		11	15	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =15A		16	20	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.75	1.1	V
<b>DYNAMIC</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		700	800	pF
C <sub>oss</sub>	Output Capacitance			120		
C <sub>rss</sub>	Reverse Transfer Capacitance			35		
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0, V <sub>GS</sub> =0V, f=1MHz		0.9		Ω
Q <sub>g</sub> (4.5V)	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>D</sub> =10A		11	14	nC
Q <sub>g</sub> (10V)	Total Gate Charge			20	26	
Q <sub>gs</sub>	Gate-Source Charge			5		
Q <sub>gd</sub>	Gate-Drain Charge			4.9		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DS</sub> =15V, R <sub>L</sub> =1.5Ω V <sub>GS</sub> =1A, R <sub>GEN</sub> =3Ω R <sub>G</sub> =6Ω		14	17	ns
t <sub>r</sub>	Turn-On Rise Time			12	15	
t <sub>d(off)</sub>	Turn-Off Delay Time			43	55	
t <sub>f</sub>	Turn-On Fall Time			4	6	


### Typical Characteristics (T<sub>J</sub> = 25°C Noted)



### Typical Characteristics (T<sub>J</sub> = 25°C Noted)



### TO-252 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	2.00	2.50
A1	0.90	1.30
B	0.50	0.85
B1	0.50	0.80
B2	0.50	1.00
C	0.40	0.60
D	5.20	5.70
D2	6.50	7.30
D3	2.20	3.00
H	9.50	10.50
E	6.30	6.80
E2	4.50	5.50
L	1.30	1.70
L1	0.90	1.70
L2	0.50	1.10
L3	0	0.30
P	2.00	2.80