

Data Sheet July 1999 File Number 2325.4

# 0.5A, 400V, 1.800 Ohm, N-Channel Power MOSFET

This N-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17404.

# **Ordering Information**


PART NUMBER	PACKAGE	BRAND
IRFD320	HEXDIP	IRFD320

NOTE: When ordering, use the entire part number.

## Features


- 0.5A, 400V
- $r_{DS(ON)} = 1.800\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

## Symbol



## **Packaging**

## HEXDIP



## IRFD320

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	IRFD320	UNITS
Drain to Source Voltage (Note 1)	400	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1)	400	V
Continuous Drain Current	0.5	Α
Pulsed Drain Current (Note 3)	2.0	Α
Gate to Source Voltage	±20	V
Maximum Power Dissipation	1.0	W
Linear Derating Factor	0.008	W/oC
Single Pulse Avalanche Energy Rating (Note 4)	100	mJ
Operating and Storage Temperature	-55 to 150	°C
Maximum Temperature for Soldering		0 -
Leads at 0.063in (1.6mm) from Case for 10s	300	°C
Package Body for 10s, See Techbrief 334	260	оС

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

# **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V (Figure 9)		400	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$		2.0	-	4.0	٧
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Rated BV <sub>DSS</sub> , V <sub>GS</sub> = 0V		-	-	25	μΑ
		V <sub>DS</sub> = 0.8 x Rated BV <sub>DSS</sub> ,	$V_{GS} = 0V, T_C = 125^{\circ}C$	-	-	250	μΑ
On-State Drain Current (Note 2)	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)MAX</sub>	χ, V <sub>GS</sub> = 10V	0.5	-	-	Α
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	I <sub>D</sub> = 0.25A, V <sub>GS</sub> = 10V (Figu	ures 7, 8)	-	1.5	1.8	Ω
Forward Transconductance (Note 2)	9fs	$V_{DS} \ge 10V$ , $I_D = 2.0A$ (Figur	re 11)	1.7	2.0	-	S
Turn-On Delay Time	t <sub>d</sub> (ON)	$\begin{split} &V_{DD}=0.5~\text{x Rated BV}_{DSS}, I_D\approx 0.5\text{A}, R_G=9.1\Omega, \\ &V_{GS}=10\text{V}, R_L=398\Omega~\text{for V}_{DSS}=200\text{V} \\ &MOSFET~\text{Switching Times are Essentially} \\ &Independent~\text{of Operating Temperature} \end{split}$		-	20	40	ns
Rise Time	t <sub>r</sub>			-	25	50	ns
Turn-Off Delay Time	t <sub>d</sub> (OFF)			-	50	100	ns
Fall Time	t <sub>f</sub>			-	25	50	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q <sub>g(TOT)</sub>	$V_{GS}$ = 10V, $I_D$ = 0.5A, $V_{DS}$ = 0.8 x Rated BV <sub>DSS</sub> , $I_{G(REF)}$ = 1.5 $\mu$ A (Figure 13), Gate Charge is Essentially Independent of Operating Temperature		-	12	15	nC
Gate to Source Charge	Q <sub>gs</sub>			-	6.0	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>			-	6.0	-	nC
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz (Figure 10)		-	455	-	pF
Output Capacitance	C <sub>OSS</sub>			-	100	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			-	20	-	pF
Internal Drain Inductance	L <sub>D</sub>	Measured From Drain Lead, 2.0mm (0.08in) from Package to Center of Die	Modified MOSFET Symbol Showing the Internal Device	-	4.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured From the Source Lead, 2.0mm (0.08in) from Package to Source Bonding Pad	Inductances G o C C C C C C C C C C C C C C C C C C	-	6.0	-	nH
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	120	oC/W

## **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I <sub>SD</sub>	Modified MOSFET	o D	-	-	0.5	Α
Pulse Source to Drain Current (Note 3)	I <sub>SDM</sub>	Symbol Showing the Integral Reverse P-N Junction Rectifier	Go S	-	-	2.0	A
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	$T_J = 25^{\circ}C$ , $I_{SD} = 2.0A$ , $V_{GS} = 0V$ (Figure 12)		-	-	1.6	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 150^{\circ}C$ , $I_{SD} = 2.0A$ , $dI_{SD}/dt = 100A/\mu s$		-	450	-	ns
Reverse Recovery Charge	Q <sub>RR</sub>	$T_J = 150^{\circ}\text{C}$ , $I_{SD} = 2.0\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		-	3.1	-	μС

## NOTES:

- 2. Pulse test: pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ .
- 3. Repetitive rating: pulse width limited by maximum junction temperature.
- 4.  $V_{DD}$  = 40V, starting  $T_J$  = 25°C, L = 29.09mH,  $R_G$  = 50 $\Omega$ , peak  $I_{AS}$  = 2.5A.

## Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 4. OUTPUT CHARACTERISTICS

## Typical Performance Curves Unless Otherwise Specified (Continued)





FIGURE 5. SATURATION CHARACTERISTICS



NOTE: Heating effect of 2µs pulse is minimal.

FIGURE 7. DRAIN TO SOURCE ON RESISTANCE VS GATE VOLTAGE AND DRAIN CURRENT




FIGURE 9. NORMALIZED DRAINTO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 6. TRANSFER CHARACTERISTICS




FIGURE 8. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE





FIGURE 10. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

## Typical Performance Curves Unless Otherwise Specified (Continued)






FIGURE 11. TRANSCONDUCTANCE vs DRAIN CURRENT

FIGURE 12. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 13. GATE TO SOURCE VOLTAGE vs GATE CHARGE

## Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS

# Test Circuits and Waveforms (Continued)




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. RESISTIVE SWITCHING WAVEFORMS




FIGURE 18. GATE CHARGE TEST CIRCUIT




FIGURE 19. GATE CHARGE WAVEFORMS

©2001 Fairchild Semiconductor Corporation

## **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	$POP^{TM}$	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench ®	SuperSOT™-8
CROSSVOLT <sup>TM</sup>	GTO™ .	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC <sup>TM</sup>
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET™
E <sup>2</sup> CMOS <sup>TM</sup>	MicroFET™	SILENT SWITCHER ®	$VCX^{TM}$
EnSigna™	MICROWIRE™	SMART START™	

FACT Quiet Series<sup>TM</sup> OPTOPLANAR<sup>TM</sup> Star\* Power<sup>TM</sup>
Star\* Power<sup>TM</sup>
Stealth<sup>TM</sup>

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.