



SANYO Semiconductors

# DATA SHEET



## LV1115/M

Bi-CMOS IC  
— Surround Processor ICs for  
Electronic Volume Control

### Overview

The LV1115/M are a sound processor ICs developed for use in TV sets.

They incorporate surround processing function (AViSS), pseudo stereo function, auto gain control, and the major functional blocks of an electronic volume control IC.

### Features

- Input gain control (-9dB, -6dB, 0dB, 4dB, 6dB: 5 positions)
- AViSS (ON/OFF/6-stage level control)
- Tone control (BASS:  $\pm 20$ dB, TREBLE:  $\pm 18$ dB [in 2dB steps])
- Master volume control (0dB to -14dB: 1dB steps/-14dB to -80dB: 2dB steps/- $\infty$  = -82dB)
- Balance control
- Through mode/MUTE mode
- Pseudo stereo function (ON/OFF/MONO control)
- Auto gain control function
- I<sup>2</sup>C bus control

### Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		10.5	V
Allowable power dissipation 1	Pd max1	Ta $\leq$ 70°C *, DIP	700	mW
Allowable power dissipation 2	Pd max2	Ta $\leq$ 70°C *, MFP	450	mW
Operating temperature	Topr		-25 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Note \*: Mounted on a specified board: 114.3mm×76.1mm×1.6mm, glass epoxy board

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

**SANYO Semiconductor Co., Ltd.**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# LV1115/1115M

## Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub>		9.0	V
Operating supply voltage 1	V <sub>CC opg1</sub>	DIP	8.0 to 10.0	V
Operating supply voltage 2	V <sub>CC opg2</sub>	MFP	8.0 to 9.0	V
<b>Control data</b>				
"H" level voltage	V <sub>IH</sub>		2.0 to 3.3	V
"L" level voltage	V <sub>IL</sub>		0.0 to 1.0	V
Pulse width	t <sub>pw</sub>		1.0	μs
Hold time	t <sub>hold</sub>		1.0	μs
Operating frequency	f <sub>opg</sub>		100	kHz

## Electrical Characteristics at Ta = 25°C, V<sub>CC</sub> = 9.0V, f<sub>in</sub> = 1kHz, V<sub>IN</sub> = 300mV<sub>rms</sub> = 0dB, R<sub>L</sub> = 10kΩ (Output=L/R-VROUT, VCA circuit though)


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Quiescent current	ICCO			50		mA
<b>Total through (Total through mode, Volume control: 0dB)</b>						
Voltage gain	VG <sub>T</sub>		-1.5	-0.5	+0.5	dB
Maximum output voltage	VO <sub>T</sub>	THD=1%	2.00	2.45		V <sub>rms</sub>
Total harmonic distortion	THD <sub>T</sub>	DIN AUDIO		0.01	0.1	%
Output noise voltage	VNO <sub>T</sub>	DIN AUDIO		-94	-85	dBV
Cross talk	CT <sub>T</sub>	DIN AUDIO	80	90		dB
<b>Matrix through (Matrix mode, Volume control: 0dB)</b>						
Voltage gain	VG <sub>F</sub>		-1.6	-0.6	+0.6	dB
Maximum output voltage	VO <sub>M</sub>	THD=1%	1.50	1.85		V <sub>rms</sub>
Total harmonic distortion	THD <sub>M</sub>	DIN AUDIO		0.05	0.1	%
Output noise voltage	VNO <sub>M</sub>	DIN AUDIO		-92	-85	dBV
Cross talk	CT <sub>M</sub>	DIN AUDIO	80	90		dB
<b>MONO mode (MONO mode, Volume control: 0dB)</b>						
Maximum output voltage	VO <sub>S</sub>	THD=1%	1.50	1.85		V <sub>rms</sub>
Total harmonic distortion	THD <sub>S</sub>	DIN AUDIO		0.05	0.5	%
Output noise voltage	VNO <sub>S</sub>	DIN AUDIO		-92	-85	dBV
<b>Surround (Surround mode-A, Volume control: 0dB)</b>						
Maximum output voltage	VO <sub>S</sub>	THD=1%	1.50	1.85		V <sub>rms</sub>
Total harmonic distortion	THD <sub>S</sub>	DIN AUDIO		0.26	0.5	%
Output noise voltage	VNO <sub>S</sub>	DIN AUDIO		-90	-80	dBV
<b>Pseudo stereo (Pseudo mode, Volume control: 0dB)</b>						
Maximum output voltage	VO <sub>S</sub>	THD=1%	1.50	1.85		V <sub>rms</sub>
Total harmonic distortion	THD <sub>S</sub>	DIN AUDIO		0.06	0.5	%
Output noise voltage	VNO <sub>S</sub>	DIN AUDIO		-92	-85	dBV
<b>Bass band EQR (Matrix through mode, Volume control: 0dB)</b>						
Control range	Geq <sub>B</sub>	Max. Boost/Cut	±17	±20	±23	dB
Step resolution	Estep <sub>B</sub>		1.0	2.0	3.0	dB
<b>Treble band EQR (Matrix through mode, Volume control: 0dB)</b>						
Control range	Geq <sub>T</sub>	Max. Boost/Cut	±15	±18	±21	dB
Step resolution	Estep <sub>T</sub>		1.0	2.0	3.0	dB

Note: The output wave form becomes big depending on the surround or tone control setting. Please make sure the output waveform is not distorted. If the waveform is distorted, reduce the gain setting of surround, tone control, or input signal level.

**Package Dimensions**

unit : mm (typ)


3067B




**Package Dimensions**

unit : mm (typ)

3112B



Block Diagram



I<sup>2</sup>C BUS Control Signal




Figure 1. I<sup>2</sup>C BUS Control Signal timing chart


## I<sup>2</sup>C BUS register

### 1) The explanation of I<sup>2</sup>C Bus

I<sup>2</sup>C Bus (Inter IC Bus) is the bus system which the PHILIPS company developed.

It does controls such as the start, the stop by two control signals of SDA (Serial Data) and SCL (Serial Clock).

The output of each signal is open drain and forms out of wired OR.



S: Start condition  
P: Stop condition  
ACK: Acknowledge

Data is transmitted in the MSB first.

1 unit is composed of 8 bits and ACK is put back from the slave to confirm.

Slave IC reads data with rising edge of SCL.

Master IC changes data by falling edge in SCL.

### 2) The control register

Table1 Slave Address

MSB							LSB
1	1	1	0	1	1	1	0

Note; LV1115/M are reception exclusive use. It depends and it uses LSB by the "0" fixation.

Table2 I<sup>2</sup>C Bus transmission

Function	Sub Address		Data							
	BINARY	HEX	D7	D6	D5	D4	D3	D2	D1	D0
Input Gain/AVL (On-Off) control	0000 0001	01	0	0	Gain		AVL MODE			
Volume control	0000 0010	02	Channel			Volume				
AVL detection level/Surround/MODE control	0000 0011	03	AVL DET LEVEL			Surround		MODE		
Tone control [Bass]	0000 0100	04	0	0	0	Bass				
Tone control [TREBLE]	0000 0101	05	0	0	0	TREBLE				
AVL CONTROL	0000 0110	06	0	0	0	0	0	AVL SLOPE		

Table3 AVL MODE

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Mute	0	0	0	0	0	0	0	1	0	0	*	*	*	0	0	0
AVL ON									0	0	*	*	*	0	0	1
AVL OFF									0	0	*	*	*	0	1	0
Mute									0	0	*	*	*	0	1	1
Mute									0	0	*	*	*	1	0	0

# LV1115/1115M

**Table4 Gain control**

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
-9dB	0	0	0	0	0	0	0	1	0	0	0	1	1	*	*	*
-6dB									0	0	0	1	0	*	*	*
0dB									0	0	0	0	0	*	*	*
+4dB									0	0	1	1	0	*	*	*
+6dB									0	0	1	1	1	*	*	*

**Table5 Mode control**

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Bypass (Total)	0	0	0	0	0	0	1	1	*	*	*	*	*	*	0	0
Matrix									*	*	*	*	*	*	0	1
Mono									*	*	*	*	*	*	1	0
Pseudo Stereo									*	*	*	*	*	*	1	1

**Table6 Surround control**

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
OFF	0	0	0	0	0	0	1	1	*	*	*	0	0	0	*	*
MODE-C									*	*	*	0	1	1	*	*
MODE-B									*	*	*	0	1	0	*	*
MODE-A									*	*	*	0	0	1	*	*
MODE-F												1	1	1		
MODE-E												1	1	0		
MODE-D									*	*	*	1	0	1	*	*

Note: At the time of forced mono mode, there is not Surround effect.

Note: Output gain = Step1 < Step7

Note: The output wave form becomes big depending on the surround or tone control setting. Please make sure the output waveform is not distorted. If the waveform is distorted, reduce the gain setting of surround, tone control, or input signal level.

**Table7 AVL DETECTION LEVEL**

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
OFF	0	0	0	0	0	0	1	1	0	0	0	*	*	*	*	*
100mV									0	0	1	*	*	*	*	*
200mV									0	1	0	*	*	*	*	*
300mV									0	1	1	*	*	*	*	*
400mV									1	0	0	*	*	*	*	*
500mV									1	0	1	*	*	*	*	*
600mV									1	1	0	*	*	*	*	*
700mV									1	1	1	*	*	*	*	*

**Table8 AVL SLOPE**

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
LEVEL1	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
LEVEL2									0	0	0	0		0	0	1
LEVEL3									0	0	0	0	0	1	1	0
LEVEL4									0	0	0	0	0	1	1	1
LEVEL5									0	0	0	0	0	1	0	0
LEVEL6									0	0	0	0	0	1	0	1

## LV1115/1115M

Table9 Tone control [Bass control]

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
+20dB									0	0	0	0	1	0	1	0
+18dB									0	0	0	0	1	0	0	1
+16dB									0	0	0	0	1	0	0	0
+14dB									0	0	0	0	0	1	1	1
+12dB									0	0	0	0	0	1	1	0
+10dB									0	0	0	0	0	1	0	1
+8dB									0	0	0	0	0	1	0	0
+6dB									0	0	0	0	0	0	1	1
+4dB									0	0	0	0	0	0	1	0
+2dB									0	0	0	0	0	0	0	1
0dB	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
-2dB									0	0	0	1	0	0	0	1
-4dB									0	0	0	1	0	0	1	0
-6dB									0	0	0	1	0	0	1	1
-8dB									0	0	0	1	0	1	0	0
-10dB									0	0	0	1	0	1	0	1
-12dB									0	0	0	1	0	1	1	0
-14dB									0	0	0	1	0	1	1	1
-16dB									0	0	0	1	1	0	0	0
-18dB									0	0	0	1	1	0	0	1
-20dB									0	0	0	1	1	0	1	0

Note: The output wave form becomes big depending on the surround or tone control setting. Please make sure the output waveform is not distorted. If the waveform is distorted, reduce the gain setting of surround, tone control, or input signal level.

Table10 Tone control [TREBLE control]

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
+18dB									0	0	0	0	1	0	0	1
+16dB									0	0	0	0	1	0	0	0
+14dB									0	0	0	0	0	1	1	1
+12dB									0	0	0	0	0	1	1	0
+10dB									0	0	0	0	0	1	0	1
+8dB									0	0	0	0	0	1	0	0
+6dB									0	0	0	0	0	0	1	1
+4dB									0	0	0	0	0	0	1	0
+2dB									0	0	0	0	0	0	0	1
0dB	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
-2dB									0	0	0	1	0	0	0	1
-4dB									0	0	0	1	0	0	1	0
-6dB									0	0	0	1	0	0	1	1
-8dB									0	0	0	1	0	1	0	0
-10dB									0	0	0	1	0	1	0	1
-12dB									0	0	0	1	0	1	1	0
-14dB									0	0	0	1	0	1	1	1
-16dB									0	0	0	1	1	0	0	0
-18dB									0	0	0	1	1	0	0	1

Note: The output wave form becomes big depending on the surround or tone control setting. Please make sure the output waveform is not distorted. If the waveform is distorted, reduce the gain setting of surround, tone control, or input signal level.

# LV1115/1115M

Table11 Volume control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0dB									*	*	0	0	0	0	0	0
-1dB									*	*	0	0	0	0	0	1
-2dB									*	*	0	0	0	0	1	0
-3dB									*	*	0	0	0	0	1	1
-4dB									*	*	0	0	0	1	0	0
-5dB									*	*	0	0	0	1	0	1
-6dB									*	*	0	0	0	1	1	0
-7dB									*	*	0	0	0	1	1	1
-8dB									*	*	0	0	1	0	0	0
-9dB									*	*	0	0	1	0	0	1
-10dB									*	*	0	0	1	0	1	0
-11dB									*	*	0	0	1	0	1	1
-12dB									*	*	0	0	1	1	0	0
-13dB									*	*	0	0	1	1	0	1
-14dB									*	*	0	0	1	1	1	0
-16dB									*	*	0	0	1	1	1	1
-18dB									*	*	0	1	0	0	0	0
-20dB									*	*	0	1	0	0	0	1
-22dB									*	*	0	1	0	0	1	0
-24dB									*	*	0	1	0	0	1	1
-26dB									*	*	0	1	0	1	0	0
-28dB									*	*	0	1	0	1	0	1
-30dB									*	*	0	1	0	1	1	0
-32dB									*	*	0	1	0	1	1	1
-34dB	0	0	0	0	0	0	1	0	*	*	0	1	1	0	0	0
-36dB									*	*	0	1	1	0	0	1
-38dB									*	*	0	1	1	0	1	0
-40dB									*	*	0	1	1	0	1	1
-42dB									*	*	0	1	1	1	0	0
-44dB									*	*	0	1	1	1	0	1
-46dB									*	*	0	1	1	1	1	0
-48dB									*	*	0	1	1	1	1	1
-50dB									*	*	1	0	0	0	0	0
-52dB									*	*	1	0	0	0	0	1
-54dB									*	*	1	0	0	0	1	0
-56dB									*	*	1	0	0	0	1	1
-58dB									*	*	1	0	0	1	0	0
-60dB									*	*	1	0	0	1	0	1
-62dB									*	*	1	0	0	1	1	0
-64dB									*	*	1	0	0	1	1	1
-66dB									*	*	1	0	1	0	0	0
-68dB									*	*	1	0	1	0	0	1
-70dB									*	*	1	0	1	0	1	0
-72dB									*	*	1	0	1	0	1	1
-74dB									*	*	1	0	1	1	0	0
-76dB									*	*	1	0	1	1	0	1
-78dB									*	*	1	0	1	1	1	0
-80dB									*	*	1	0	1	1	1	1
-∞dB									*	*	1	1	0	0	0	0









# LV1115/1115M

Table12 Volume channel control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
L-ch									0	1	*	*	*	*	*	*
R-ch	0	0	0	0	0	0	1	0	1	0	*	*	*	*	*	*
L/R									1	1	*	*	*	*	*	*







## Pin Functions

Pin No	Function	Voltage	Internal equivalent circuit	Remarks
1	GND	0		
2	INPUT-R	VREF	Input Impedance $r_i=25k\Omega$	
23	INPUT-L			
3	DC1 Cut(R)	VREF	DC offset cancellation capacitor connection pin	
9	DC2 Cut(R)			
16	DC2 Cut(L)			
22	DC1 Cut(L)			
4	ST-1	VREF	Pseudo stereo phase shift capacitor connection pin	
21	ST-2			
5	AViSS LPF	VREF	Capacitor connection pin for surround low pass filter	
6	TREBLE(R)	VREF	Capacitor connection pin for configuring treble filter	
19	TREBLE(L)			
7	BASS-1(R)	VREF	Bass band filter configuration capacitor and resistor connection pins	
8	BASS-1(L)			
17	BASS-2(R)			
18	BASS-2(L)			


Continued on next page.

# LV1115/1115M

Continued from preceding page.

Pin No	Function	Voltage	Internal equivalent circuit	Remarks
10	EVR-OUT(R)	VREF	Output Impedance $r_o=500\Omega$	
15	EVR-OUT(L)			
11	VREF	$0.5 V_{CC}$	Reference voltage	
12	$V_{CC}$	$V_{CC}$		
13	I <sup>2</sup> C-DATA	0/Hi-Z	I <sup>2</sup> C control data input	
14	I <sup>2</sup> C-CLK	0/Hi-Z	I <sup>2</sup> C control data input	
20	AViSS HPF	VREF		
24	DET-OUT	4.5V	AVL DET OUT	

Treble / Bass Band Block Equivalent Circuit Diagram



During boost, SW1 and SW3 are ON, during cut, SW2 and SW4 are ON, when 0dB, 0dB SW and SW2 and SW3 are ON.

Tone Circuit Constant Calculation Examples

Treble Band Circuit: The shelving characteristics can be obtained for the treble band.

The equivalent circuit and calculation formula during boost are indicated below.


• Calculation example 1: Specification

Set frequency:  $f = 24000\text{Hz}$

Gain during maximum boost:  $G_{+18\text{dB}} = 17.5\text{dB}$

Let us use  $R1 = 6.51\text{k}\Omega$  and  $R2 = 45.19\text{k}\Omega$

The above constants are inserted in the following formula



$$G = 20 \times \text{Log}_{10} \left[ 1 + \frac{R2}{\sqrt{R1^2 + (1/\omega C)^2}} \right]$$

$$C = \frac{1}{2\pi f \sqrt{\left[ \frac{R2}{10^{G/20} - 1} \right]^2 - R1^2}}$$


$$= \frac{1}{2\pi \times 24000 \sqrt{\left[ \frac{45190}{7.50 - 1} \right]^2 - 6510^2}} \approx 2700 \text{ (pF)}$$

## LV1115/1115M

Bass Band Circuit: The equivalent circuit and the formula for calculating the external RC with a mean frequency of 100Hz are shown below.

• Calculation example 1: specification

Mean frequency:  $f_0 = 100\text{Hz}$   
 Gain during maximum boost:  $G_{+20\text{dB}} = 20\text{dB}$   
 Let us use  $R_1 = 0\text{k}\Omega$  and  $R_2 = 66.7\text{k}\Omega$ , and  $C_1 = C_2 = C$ .



We obtain  $R_2$  from  $G = 20\text{dB}$

$$G = 20 \times \text{Log}_{10} \left[ 1 + \frac{R_2}{2R_3} \right]$$

$$R_3 = \frac{R_2}{2(10^{G/20} - 1)} = \frac{66700}{2(10 - 1)} \approx 3.6\text{k}\Omega$$

We obtain  $C$  from mean frequency  $f_0 = 100\text{Hz}$

$$f_0 = \frac{1}{2\pi \sqrt{(R_3 R_2 C_1 C_2)}}$$

$$C = \frac{1}{2\pi f_0 \sqrt{R_3 R_2}} = \frac{1}{2\pi \times 100 \sqrt{66700 \times 3600}} \approx 0.1\mu\text{F}$$


We obtain  $Q$

$$Q = \frac{R_3 R_2}{2R_3} \times \frac{1}{\sqrt{R_3 R_2}} \approx 2.15$$









Note item when using

- (1) When turning on the power, the setting inside is unsettled. Before setting control data, it does a mute.
- (2) To prevent the digital noise of the high frequency influence a terminal (SCL, SDA).  
It can be protected by a signal line in the ground pattern or by the shielding cable.
- (3) To prevent the noise in changing a mode, please set the mute ON.









### Sample Application Circuit





# LV1115/1115M



# LV1115/1115M





- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of January, 2008. Specifications and information herein are subject to change without notice.