



AK7601A

High Feature Digital Audio Processor with SRC

GENERAL DESCRIPTION

AK7601A is a high feature audio processor with audio CODEC (3ch ADC, 6ch DAC) and delay line memory operates 5.0V single power supply. The analog inputs support quasi-differential/single-ended with 4:1 stereo selector in front of 2-channel 97dB ADC, and monaural ADC for guidance sound. The digital inputs supports 3:1 input selector with asynchronous Sample Rate Converter (SRC) for digital source such as DVD, Blu-ray, digital broadcasting, etc. The high performance 6-channel DAC integrates full-range digital volume control and achieves 102dB with single end outputs. The delay line memory covers 36ms in total. Time alignment of 6m or less is possible since the delay line memory can store for 18ms data for both left and right channels. The AK7601A can achieve high performance car audio system easily by supporting two stereo 7-band EQ and time alignment functions.

FEATURES

1. **2ch 24bit ADC**
 - Quasi-Differential/Single-ended inputs with 4:1 Stereo Selector
 - S/(N+D): 90dB
 - DR, S/N: 97dB
 - Digital HPF for cancelling DC offset
2. **1ch 24bit ADC for Monaural Audio Input**
 - Single-ended input
 - S/(N+D): 90dB
 - DR, S/N: 97dB
 - Digital HPF for cancelling DC offset
3. **6ch 24bit DAC**
 - Single-ended output
 - S/(N+D): 90dB
 - DR, S/N: 102dB
4. **Asynchronous Sample Rate Converter(SRC) for Digital Input**
 - 3:1 Input Selector
 - Input Sampling Rate: 8kHz ~ 96kHz
 - Data Format: MSB justified, LSB justified, I²S compatible (slave mode only)
5. **Digital Processing**
 - Two Stereo 7Band EQ (Second-order IIR-filter setting is also available)
 - Digital De-emphasis Filter
 - Adjustable Delay Memory Control
 - Maximum Delay Time:
 - Lch 18ms, Rch 18ms (for 1 stereo input / 3 stereo outputs)
 - Delay Resolution: 1/fs
 - X'Over filter:
 - Front L, Front R: 2nd order IIR Filter x 3 stages
 - Rear L, Rear R, Subwoofer L, Subwoofer R: 2nd order IIR Filter x 2 stages
 - Spectrum analyzer: Variable 4-Band
 - Soft Mute
 - Zero Detect Function
6. **Smooth Volume**
7. **Master Clock**
 - Master Mode: 22.5792MHz
8. **µP Interface: I²C Bus (Ver 1.0, 400kHz mode)**

- 9. Power Supply
 - Analog: AVDD = 4.5 ~ 5.5V
 - Digital: DVDD = 3.0 ~ 5.5V
- 10. Power Consumption: 80mA
- 11. Ta = - 40 ~ 85°C
- 12. Package: 48LQFP(0.5mm pitch)

■ Block Diagram




Figure 1. Block Diagram

■ Ordering Guide

A K7601AVQ - 40 ~ +85°C 48 pin LQFP(0.5mm pitch)
 AKD7601A Evaluation board for AK7601A

■ Pin Layout




Figure 2. Pin Layout

PIN FUNCTION

No.	Pin Name	I/O	Function
1	AINL3	I	Lch Single-ended Input 3 Pin
2	AINR3	I	Rch Single-ended Input 3 Pin
3	AINL4	I	Lch Single-ended Input 4 Pin
4	AINR4	I	Rch Single-ended Input 4 Pin
5	VCOM	O	VCOM pin
6	AVDD	-	Analog Power Supply Pin 4.5~5.5V
7	VSS1	-	Ground Pin, 0V
8	VREFH	-	Positive Voltage Reference Input Pin, AVDD
9	AOUT1L	O	DAC1 Lch Output pin.
10	AOUT1R	O	DAC1 Rch Output pin
11	AOUT2L	O	DAC2 Lch Output pin
12	AOUT2R	O	DAC2 Rch Output pin
13	AOUT3L	O	DAC3 Lch Output pin
14	AOUT3R	O	DAC3 Rch Output pin
15	DZFO		Zero detect pin
16	PDN	I	Power-Down & Reset Pin When "L", the AK7601A is powered-down and the control registers are reset to default state.
17	SDA	I/O	Control Data Input Pin : SDA (I ² C Bus) (Note 2)
18	SCL	I	Control Data Clock Pin : SCL (I ² C Bus)
19	MCKO	O	Master Clock Output Pin
20	OBICK	O	Output Audio Serial Data Clock Pin
21	OLRCK	O	Output Channel Clock Pin
22	SDTO2/SDTI4	I/O	Audio Serial Data Input 4 / Output 2 Pin (Note 3)
23	SDTO1/SDTO3	O	Audio Serial Data Output 1/3 Pin
24	VSS2	-	Ground Pin, 0V
25	DVDD	-	Digital Power Supply 1 Pin, 3.0 ~5.5V
26	SDTI3	I	Audio Serial Data Input 1 Pin
27	SDTI2	I	Audio Serial Data Input 2 Pin
28	SDTI1	I	Audio Serial Data Input 3 Pin
29	IBICK3	I	Input Audio Serial Data Clock Pin 3 Pin
30	IBICK2	I	Input Audio Serial Data Clock Pin 2 Pin
31	IBICK1	I	Input Audio Serial Data Clock Pin 1 Pin
32	ILRCK3	I	Input Channel Clock 3 Pin
33	ILRCK2	I	Input Channel Clock 2 Pin
34	ILRCK1	I	Input Channel Clock 1 Pin
35	XTI	I	X'tal Input Pin
36	XTO	O	X'tal Output Pin
37	MUTEN	I	AK7601A Mute Pin L: Mute H: Normal Operation
38	VSS3(DVSS)	-	Ground Pin 0V
39	CLKMODE	I	CLK Mode Pin (X'tal/External CLK select pin) L: X'tal Mode H External CLK Input Mode The PDN pin must set "H" → "L" → "H" before changing this pin "L" → "H".
40	REF18	O	Internal regulator 1.8V Output pin
41	VSS4	-	Ground Pin, 0V
42	MONOIN	I	Monaural ADC Input Pin
43	AINL1	I	Lch Differential Input 1 Pin
44	GNDIN1	I	Input Ground 1 Pin
45	AINR1	I	Rch Differential Input 1 Pin
46	AINL2	I	Lch Differential Input 2 Pin
47	GNDIN2	I	Input Ground 2 Pin
48	AINR2	I	Rch Differential Input 2 Pin

Note 1. All digital input pins must not be allowed to float.

Note 2. Input pin when powered-down.

Note 3. Output pin when powered-down

■ Handling of Unused Pin

The unused I/O pins should be processed appropriately as below

Classification	Pin Name	Setting
Analog	AINL1, GNDIN1, AINR1, AINL2, GNDIN2, AINR2, AINL3, AINR3, AINL4, AINR4, MONOIN	Open
	AOUT1L, AOUT1R, AOUT2L, AOUT2R, AOUT3L, AOUT3R	Open
Digital	IBICK1, IBICK2, IBICK3, ILRCK1, ILRCK2, ILRCK3, SDTI1, SDTI2, SDTI3, SDTI4	Connect to VSS2
	OBICK, OLRCK, MCKO, SDTO1/SDTO3, SDTO2, XTO	Open

ABSOLUTE MAXIMUM RATING

(VSS1=VSS2=VSS3=VSS4=0V; Note 4)

Parameter Sym		bol	min	max	Unit
Power Supplies	Analog	AVDD	-0.3	6.0	V
	Digital	DVDD	-0.3	6.0	V
Input Current (any pins except for supplies)		IIN	-	±10	mA
Analog Input Voltage (Note 5) V		INA	-0.3	AVDD+0.3	V
Digital Input Voltage (Note 6) V		IND	-0.3	DVDD+0.3	V
Ambient Temperature (power applied)		Ta	-40	85	°C
Storage Temperature		Tstg	-65	150	°C

Note 4. All indicated voltages are with respect to ground VSS1, VSS2, VSS3 and VSS4 must be connected to the analog ground plane.

Note 5. Analog input pins are AINL1-4, AINR1-4, GNDIN1-2 and MONOIN.

Note 6. Digital input pins are SDTI1-4, ILRCK1-3, IBICK1-3, MUTEN, SDA, and SCL.

WARNING: Operating at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these critical conditions.

RECOMMENDED OPERATING CONDITIONS

(VSS1=VSS2=VSS3=VSS4=0V; Note 4)

Parameter		Symbol	min	typ	max	Unit
Power Supplies (Note 7)	Analog	AVDD	4.5	5.0	5.5	V
	Digital	DVDD	3.0	5.0	AVDD	V

Note 7. The power up sequence between AVDD and DVDD is not critical but the PDN pin must be "L" until all power supplies are ON, then put the PDN pin to "H". All power supplies of the AK7601A are must be ON. Do not turn any power supply off (means the same voltage as ground or floating) independently. When using the AK7601A with I²C bus, the power supply of the AK7601A must not be turned off unless the power supplies of the surrounding device are turned off.

* AKM assumes no responsibility for the usage beyond the conditions in this datasheet.

ANALOG CHARACTERISTICS

(Ta=25°C; AVDD=5.0V, DVDD =5.0V; VSS1=VSS2=VSS3=VSS4=0V; VREFH=AVDD, fs=44.1kHz; Signal Frequency=1kHz; 24bit Data; Measurement Frequency=20Hz~20kHz at; unless otherwise specified)

Parameter		min	typ	max	Unit
ADC Analog Input Characteristics (Pseudo differential inputs)					
Resolution				24	Bits
S/(N+D) B	W=20kHz	-1dBFS 83	90		dB
		-60dBFS	35		
DR	(-60dBFS with A-weighted)	90	97		dB
S/N	(A-weighted)	90	97		dB
Interchannel Isolation		90	110		dB
Interchannel Gain Mismatch			0	0.5	dB
Gain Drift			20	-	ppm/°C
Input Voltage	A _{IN} =0.65xVREFH	3.09	3.25	3.41	V _{pp}
Input Resistance G	A _{INL1} , A _{INR1} , A _{INL2} , A _{INR2}	22	45		kΩ
	N _{DIN1} , G _{DIN2}	22	90		kΩ
Power Supply Rejection	(Note 8)		55		dB
Common Mode Rejection Ratio (CMRR)	(Note 9) 40				dB
ADC Analog Input Characteristics (Single-ended inputs)					
Resolution				24	Bits
S/(N+D) B	W=20kHz	-1dBFS 83	90		dB
		-60dBFS	35		
DR	(-60dBFS with A-weighted)	90	97		dB
S/N	(A-weighted)	90	97		dB
Interchannel Isolation		90	110		dB
Interchannel Gain Mismatch			0	0.5	dB
Gain Drift			20	-	ppm/°C
Input Voltage	A _{IN} =0.65xVREFH	3.09	3.25	3.41	V _{pp}
Input Resistance	(A _{INL3} , A _{INR3} , A _{INL4} , A _{INR4})	22	45		kΩ
Power Supply Rejection	(Note 8)		55		dB
ADC Analog Input Characteristics (Monaural input)					
Resolution				24	Bits
S/(N+D) B	W=20kHz	-1dBFS	83	90	dB
		-60dBFS		35	
DR	(-60dBFS with A-weighted)	90	97		dB
S/N	(A-weighted)	90	97		dB
Gain Drift			20	-	ppm/°C
Input Voltage	A _{IN} =0.65xVREFH	3.09	3.25	3.41	V _{pp}
Input Resistance		22	45		kΩ
Power Supply Rejection	(Note 8)		55		dB
DAC Analog Output Characteristics (single outputs)					
Resolution				24	Bits
S/(N+D) B	W=20kHz	0dBFS	83	90	dB
		-60dBFS		39	
DR	(-60dBFS with A-weighted)	93	102		dB
S/N	(A-weighted)	93	102		dB
Interchannel Isolation		90	110		dB
Interchannel Gain Mismatch			0	0.5	dB
Gain Drift			20	-	ppm/°C
Output Voltage	A _{OUT} =0.65xVREFH	3.09	3.25	3.41	V _{pp}
Load Resistance	(AC Load)	5			kΩ
Load Capacitance				30	pF
Power Supply Rejection	(Note 8)	55			dB

ADC to DAC Characteristics (single outputs)					
Resolution				24	Bits
S/(N+D) B	W=20kHz	-1dBFS 80		87	dB
		-60dBFS	3	4	
DR	(-60dBFS with A-weighted)		87	96	dB
S/N	(A-weighted)		87	96	dB

Note 8. PSR is applied to AVDD and DVDD with 1kHz, 50mVpp. This is the value of convoluted sinusoidal voltage of 1kHz and 50mVpp when the VREFH pin is held +5V.

Note 9. This is a value when the frequency range is 20Hz ~ 20kHz assuming an external capacitor is 10uF±30% and GDNIN1/2 amplitude is 100mVpp.

SRC CHARACTERISTICS

(Ta=25°C; AVDD=5.0V, DVDD =5.0V; VSS1=VSS2=VSS3=VSS4=0V; VREFH=AVDD, fs=44.1kHz; Signal Frequency=1kHz; 24bit Data; Measurement Frequency=20Hz~20kHz; unless otherwise specified)

Parameter Sym	bol	min	typ	max	Unit
SRC Characteristics:					
Resolution				24	Bits
Input Sample Rate	FSI 8			96	kHz
Output Sample Rate	FSO		44.1		kHz
THD+N (Input = 1kHz, 0dBFS, Note 10)	FSI =48kHz		-130	-100	dB
Dynamic Range (Input = 1kHz, -60dBFS, Note 10)	FSI = 48kHz		136	120	dB
Dynamic Range (Input = 1kHz, -60dBFS, A-weighted, Note 10)	FSI = 48kHz		140		dB
Ratio between Input and Output Sample Rate	FSO/FSI	44.1/96		44.1/8	-

Note 10. Measured by Audio Precision System Two Cascade.

Parameter	min	typ	max	Unit
Power Supplies				
Power Supply Current				
Normal Operation (PDN pin = "H")				
AVDD		54	73	mA
DVDD		11	15	mA
Power-down mode (PDN pin = "L")				
AVDD+DVDD (Note 12)		10	100	μA

Note 11. Power supply current values are for when ADC, DAC and SRC are in operation.

Note 12. When the AK7601A is not in operation. All digital input pins including clock pins are held to VSS2.

FILTER CHARACTERISTICS

(Ta= -40 ~ +85°C; AVDD=4.5~ 5.5V, DVDD=3.0~ 5.5V)

Parameter	Symbol	min	typ	max	Unit	
ADC Digital Filter (Decimation LPF):						
Passband (Note 13)	±0.1dB	PB	0	-	17.3	kHz
	-0.2dB		-	18.3	-	kHz
	-3.0dB		-	21.1	-	kHz
Stopband (Note 13) SB		25.7	-	-	kHz	
Passband Ripple	PR	-	-	±0.04	dB	
Stopband Attenuation	SA	68	-	-	dB	
Group Delay Distortion	ΔGD	-	0	-	μs	
Group Delay (Note 14) GD		-	16	-	1/fs	
ADC Digital Filter (HPF):						
Frequency Response (Note 13)	-3dB	FR	-	0.86	-	Hz
	-0.1dB		-	5.9	-	Hz
DAC Digital Filter (LPF):						
Passband (Note 13)	±0.06dB	PB	0	-	20.0	kHz
	-6.0dB		-	22.05	-	kHz
Stopband (Note 13) SB		24.1	-	-	kHz	
Passband Ripple	PR	-	-	±0.1	dB	
Stopband Attenuation	SA	54	-	-	dB	
Group Delay Distortion	ΔGD	-	0	-	μs	
Group Delay (Note 14) GD		-	20	-	1/fs	
DAC Digital Filter + Analog Filter:						
Frequency Response (Note 15)	20~20kHz	FR	-	±0.1	-	dB

Note 13. The passband and stopband frequencies scale with fs (system sampling rate). For example, when fs= 44.1kHz, DAC is PB=0.45412*fs (@±0.06dB).

Note 14. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the setting of 24bit data both channels to the ADC output register for ADC. This time is from the set of 24bit data to the input registers to the output of analog signal for DAC.

Note 15. The reference frequency of these responses is 1kHz.

SRC Digital Filter	Symbol	min	typ	max	Unit
Passband -0.01dB	$0.985 \leq \text{FSO/FSI} < 5.513$	PB	0	0.4583FSI	kHz
0.	$656 \leq \text{FSO/FSI} < 0.985$	PB	0	0.4167FSI	kHz
0.	$492 \leq \text{FSO/FSI} < 0.656$	PB	0	0.2177FSI	kHz
0.	$459 \leq \text{FSO/FSI} < 0.492$	PB	0	0.1948FSI	kHz
Stopband 0.	$985 \leq \text{FSO/FSI} < 5.513$	SB	0.5417FSI		kHz
0.	$656 \leq \text{FSO/FSI} < 0.985$	SB	0.5021FSI		kHz
0.	$492 \leq \text{FSO/FSI} < 0.656$	SB	0.2813FSI		kHz
0.	$459 \leq \text{FSO/FSI} < 0.492$	SB	0.2604FSI		kHz
Passband Ripple		PR		±0.01	dB
Stopband Attenuation	$0.985 \leq \text{FSO/FSI} < 5.513$	SA	121.2		dB
0.	$656 \leq \text{FSO/FSI} < 0.985$	SA	121.4		dB
0.	$492 \leq \text{FSO/FSI} < 0.656$	SA	100.2		dB
0.	$459 \leq \text{FSO/FSI} < 0.492$	SA	103.3		dB
Group Delay (Ts=1/fs) (Note 16) GD			64		Ts

Note 16. This delay is the period from the rising edge of ILRCK, just after the SDTI data is input, to the rising edge of OLRCK, just after the SDTO data is output, when there is no phase difference between ILRCK and OLRCK.

DC CHARACTERISTICS

(Ta=-40°C~+85°C; AVDD= 4.5~5.5V, DVDD=3.0~5.5V)

Parameter	Symbol	min	typ	max	Unit
High-Level Input Voltage (PDN, SDA, SCL, SDTI1-4, ILRCK1-3, IBICK1-3, MUTEN, XTI pins) (CLKMODE pin)	VIH	70%DVDD	-	-	V
	VIH	80%DVDD	-	-	V
Low-Level Input Voltage (PDN, SDA, SCL, SDTI1-4, ILRCK1-3, IBICK1-3, MUTEN, XTI pins) (CLKMODE pin)	VIL	-	-	30%DVDD	V
	VIL	-	-	20%DVDD	V
High-Level Output Voltage (SDTO1-3, OLRCK, OBICK, OMCLK, SDA, DZF pins: I _{out} =-100μA)	VOH	DVDD-0.5	-	-	V
Low-Level Output Voltage (SDTO1-3, OLRCK, OBICK, OMCLK, DZF pins: I _{out} = 100μA) (SDA pin: I _{out} = 3mA)	VOL	-	-	0.5	V
	VOL	-	-	0.4	V
Input Leakage Current	PDN, SDA, SCL, SDTI1-4, ILRCK1-3, IBICK1-3, MUTEN, XTI	I _{in}	-	-	±10 μA

SWITCHING CHARACTERISTICS

(Ta=-40~+85°C; AVDD=4.5~5.5V; DVDD=3.0~5.5V; C_L=20pF; unless otherwise specified)

Parameter	Symbol	min	typ	max	Unit
Master Clock Timing					
Crystal Resonator					
Frequency	fXTAL	-	22.5792	-	MHz
MCKO Output					
Frequency MCKO1-0 bit = "10"	fMCK	-	22.5792	-	MHz
MCKO1-0 bit = "01"	fMCK	-	11.2896	-	MHz
Duty cycle 512fs (Note 17)	dMCK	40	50	60	%
256fs (Note 17)	dMCK	45	50	55	%
External Clock					
Frequency	fCLK	22.35	22.5792	22.80	MHz
Pulse Width Low	tCLKL	18			ns
Pulse Width High	tCLKH	18			ns
MCKO Output					
Frequency 512fs	fMCK	22.35	22.5792	22.80	MHz
Duty cycle (Note 18)	dMCK	40	50	60	%
Input LRCK (ILRCK1-3)					
Frequency	FSI	8		96	kHz
Duty Cycle	Duty	48	50	52	%
Output LRCK (OLRCK)					
Frequency	FSO	-	44.1	-	kHz
Duty Cycle	Duty		50		%
Audio Interface Timing					
OBICK Frequency	fBCK	-	64fs	-	Hz
OBICK Duty	dBCK	-	50	-	%
OBICK "↓" to OLRCK	tMBLR	-20	-	20	ns
OBICK "↓" to SDTO1~3	tBSD	-20	-	20	ns
SDTI3-4 Hold Time	tSDH	30			ns
SDTI3-4 Setup Time	tSDL	30			ns
Input PORT					
IBICK1-3 Period	tBCK	1/64fs			ns
IBICK1-3 Pulse Width Low	tBCKL	65			ns
Pulse Width High	tBCKH	65			ns
ILRCK1-3 Edge to IBICK1-3 "↑" (Note 19)	tLRB	30			ns
IBICK1-3 "↑" to ILRCK1-3 Edge (Note 19)	tBLR	30			ns
SDTI1-3 Hold Time from IBICK1-3 "↑"	tSDH	30			ns
SDTI1-3 Setup Time to IBICK1-3 "↑"	tSDS	30			ns

Note 17. According to the crystal oscillator values in Table 2.

Note 18. In the case of MCKO1-0bits = "10" (22.5792MHz), these are the values when External Clock Duty is 50%.

Note 19. BICK rising edge must not occur at the same time as LRCK edge.

Parameter Sym	bol	min	typ	max	Unit
Control Interface Timing (I²C Bus mode):					
SCL Clock Frequency	fSCL	-		400	kHz
Bus Free Time Between Transmissions	tBUF	1.3		-	μs
Start Condition Hold Time (prior to first clock pulse)	tHD:STA	0.6		-	μs
Clock Low Time	tLOW	1.3		-	μs
Clock High Time	tHIGH	0.6		-	μs
Setup Time for Repeated Start Condition	tSU:STA	0.6		-	μs
SDA Hold Time from SCL Falling (Note 20)	tHD:DAT	0		-	μs
SDA Setup Time from SCL Rising	tSU:DAT	0.1		-	μs
Rise Time of Both SDA and SCL Lines	tR	-		0.3	μs
Fall Time of Both SDA and SCL Lines	tF	-		0.3	μs
Setup Time for Stop Condition	tSU:STO	0.6		-	μs
Pulse Width of Spike Noise Suppressed by Input Filter	tSP	0		50	ns
Capacitive load on bus	Cb	-		400	pF
Power-down & Reset Timing					
PDN Pulse Width (Note 21)	tPD	150			ns

Note 20. Data must be held long enough to bridge the 300ns-transition time of SCL.

Note 21. The AK7601A can be reset by bringing the PDN pin = "L".

Note 22. I²C-bus is a trademark of NXP B.V.

■ Timing Diagram




Figure 3. Clock Timing




Figure 4. Audio Interface Timing (Input Port)




Figure 5. Audio Interface Timing (Output Port)




Figure 6. I²C Bus Mode Timing




Figure 7. Power Down & Reset Timing

OPERATION OVERVIEW

■ System Clock

The external clock input or X'tal input is available for MCLK clock source. (Figure 8, Figure 9) The required clock is 22.579MHz MCLK only.

In the normal operation, if the clock is stopped, click noise may occur when the clock supply is restarted. It can be prevented by external mute.

OLRCK M	CKO (MHz)	OBICK (MHz)
44.1kHz 22.579MHz	.5792	2.8224

Table 1. System Clock Example

■ Clock Source

The clock for the XTI pin can be generated by two methods:

1) External Clock (CLKMODE pin= "H")




Figure 8. External Clock Mode

Note. Do not input the clock over DVDD.

2) X'tal (CLKMODE pin= "L")




Figure 9. X'tal Mode

C0 L1	C1	R1	CL
0.78pF~1.2pF 20pF	.475mH~11.8mH	24.1Ω~16.0Ω	12pF~8pF

Table 2. Recommended Parameters of Crystal Oscillator




Figure 10. Equivalent Circuit and Load Capacitance of Crystal Oscillator

■ Digital High Pass Filter

The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is 0.86Hz.

■ Master Clock Output Pin

The MCKO pin is the output pin for master clock. MCKO1-0 bits control the master clock frequency.

MCKO1 bit	MCKO0 bit	Master Clock Speed	
0	0	“L” Output	(default)
0 1		256fs (11.2896MHz)	
1 0		512fs (22.5792MHz)	
1 1		Reserved	

Table 3. Master Clock Output Select

■ Audio Interface Input Format

In all modes the serial data is MSB-first, two's complement format and SDTI1-4 are latched on the rising edge of IBICK1-3 and OBICK respectively.

IDIF1-0 bits setting is reflected on SDTI1-3 and IDIF41-40 bits setting is reflected on SDTI4.
Use OLRCK, OBICK and IDIF when the SDTI3 data is input to Input2 instead of being used for SRC.

Mode	IDIF1 bit	IDIF0 bit	SDTI1-3 Format	ILRCK1-3 pins	IBICK1-3 pins	IBICK1-3 Freq	
0	0	0	16bit, LSB justified	Input I	nput	32~64fs	(default)
1	0	1	24bit, LSB justified			48~64fs	
2 1		0	24bit, MSB justified			48~64fs	
3	1	1	24 or 16bit I ² S Compatible			48~64fs	
			16bit, I ² S Compatible	32fs			

Table 4. SDTI1~3 Input Audio Interface Format

Mode	IDIF41 bit	IDIF40 bit	SDTI4 Format	OLRCK pin	OBICK pin	OBICK Freq	
0	0	0	16bit, LSB justified	Output Out	put	64fs	(default)
1	0	1	24bit, LSB justified				
2 1		0	24bit, MSB justified				
3	1	1	24 or 16bit I ² S Compatible				

Table 5. SDTI4 Input Audio Interface Format




Figure 11. Mode 0 Timing (16bit, LSB justified)




Figure 12. Mode 1 Timing (24bit, LSB justified)




Figure 13. Mode 2 Timing (24bit, MSB justified)




Figure 14. Mode 3 Timing (24bit I²S)

Note : SDTI represents SDTI1, SDTI2, SDTI3 and SDTI4, ILRCK represents ILRCK1, ILRCK2, ILRCK3 and OLRCK, BICK represents IBICK1 IBICK2, IBICK3 and OBICK in the figures above.

■ Audio Interface Output Format

DIF bit selects between two serial data modes as shown in Table 6. In all modes the serial data is MSB-first, two's complement format and SDTO1-3 are latched on the rising edge of OBICK.

DIF Mode	SDTO1-3	OLRCK		OBICK		K	
		I/O				I/O	
0	24bit, Left justified	H/L	O	64	fs	O	
1	24bit, I ² S L	H	O		64fs	O	(default)

Table 6. Audio Data Format (Stereo mode)




Figure 15. Mode 0 Timing (Left justified mode)




Figure 16. Mode 1 Timing (I²S Mode)

■ Zero Detect Function

The AK7601A has independent zeros detect function for each DAC. This function is always enabled. Channel grouping can be selected by DZD1-3 bits of CONT1 and its covers 6-channel outputs. Counting on “AND” for zero detected flags of selected channels, when the input data is continuously zeros for 8192 LRCK cycles, the DZF pin goes to “H” if DZLH bit (CONT1) is “0”, the DZF pin goes to “L” if DZLH bit (CONT1) is “1”. The DZF pin immediately returns to “L” (DZLH bit “0”) or “H” (DZLH bit “1”) if the input data is not zero after the zero detection.

■ Digital Volume

AK7601A has a channel-independent digital attenuator (256 levels, 0.5dB steps). Attenuation level of each channel can be set by each the ATT7-0 bits ([Table 7](#)).


ATT7-0	Attenuation Level	
00H	0dB	(default)
01H	-0.5dB	
02H	-1.0dB	
:	:	
7DH -6	2.5dB	
7EH -6	3.0dB	
7FH -6	3.5dB	
:	:	
FEH -	127.0dB	
FFH MUTE	(-∞)	

Table 7. Attenuation Level

The transition between set values is a soft transition of 4096 levels eliminating switching noise in the transition. It takes 4096/fs (23.2ms) from 00H(0dB) to FFH(MUTE). If the PDN pin goes to “L”, the ATT7-0 bits are initialized to 00H. The ATTs also become 00H when RSTN bit = “0”, and fade to their current setting value when RSTN bit returns to “1”.

■ Soft Mute (MUTE1, MUTE2) (Figure 32)

Soft mute operation is performed in the digital domain. When the MUTE pin is set to “L” or SMUTE bit is set “0”, the output signal is attenuated to $-\infty$ in the time set by MCONT bit. When the SMUTE bit is returned to “1”, the mute is cancelled and the output attenuation level gradually changes to 0dB in the time set by MCONT bit. If the soft mute is cancelled before attenuating $-\infty$, the attenuation is discontinued and the attenuation level is returned to 0dB by the same cycle. Soft mute is effective for changing the signal source without stopping the signal transmission.




Note:

- (1) The transition time to attenuate input data to $-\infty$ in linear steps is set by MCONT bit.
- (2) There is delay, which is set by the Delay block, from a falling edge of the MUTE pin or SMUTE bit to start the attenuation.
- (3) The transition time to return to the full scale of the input signal to LG1, RG1, LG2 and RG2 is set by MCONT bit.
- (4) Analog output corresponding to digital input has a group delay (GD).
- (5) If the soft mute is cancelled before attenuating $-\infty$ after starting the operation, the attenuation is discontinued and the digital volume is returned to the full scale level by the same cycle.
- (6) When the input data for both channels are continuously zero for 8192 LRCK cycles and DZLH bit is “0”, the DZF pin goes to “H” (the DZF pin goes to “L” if the DZLH bit is “1”). The DZF pin immediately returns to “L” if the input data are not zero after going to DZF “H” (DZLH bit = “0”).

Figure 17. Soft Mute and Zero Detect Function

■ Soft Mute (FMUTE, RMUTE, SWMUTE, MOMUTE) (Figure 32)

Soft mute operation is performed in the digital domain. When the FMUTE, RMUTE, SWMUTE or MOMUTE bit is set “1”, the output signal is attenuated to $-\infty$ in 1024 LRCK cycles. When these bits are returned to “0”, the mute is cancelled and the output attenuation level gradually changes to 0dB in 1024 LRCK cycles. If the soft mute is cancelled within the 1024 LRCK cycles after starting this operation, the attenuation is discontinued and the attenuation level is returned to 0dB by the same cycle. Soft mute is effective for changing the signal source without stopping the signal transmission.



Note:

- (1) The transition time to attenuate input data to $-\infty$ in linear steps is 1024 LRCK cycles ($1024/f_s$).
- (2) The transition time to return to the full scale of digital volume output signal is 1024 LRCK cycles ($1024/f_s$).
- (3) Analog output corresponding to digital input has group delay (GD).
- (4) If the soft mute is cancelled before attenuating $-\infty$ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle.
- (5) When the input data for both channels are continuously zero for 8192 LRCK cycles and DZLH bit is “0”, the DZF pin goes to “H” (the DZF pin goes to “L” if DZLH bit is “1”). The DZF pin immediately returns to “L” if the input data are not zero after going to DZF “H” (DZLH bit = “0”).

Figure 18 Soft Mute and Zero Detect Function

■ Pseudo-Differential Input (AINL1/AINR1, AINL2/AINR2)

The AK7601A has two sets of pseudo-differential input channels.




Figure 19. Pseudo-Differential Input Block

When power-on the AK7601A, capacitors that connected to the pseudo-differential input pin are charged in high speed (Fast mode). This first mode is controlled by a register (FCHA0 bit). The charging time in fast mode is 40ms (typ) and 100ms (max).

(01H: D4 bit)

FCHA0 Fast Charge	
1 ON	(default)
0 OFF	

Table 8. Fast Charge

■ Input Selector

The AK7601A has an analog input selector for ADC and a digital input selector for SRC. SEL01-00 bits and SEL11-10 bits control these input selectors. Clicknoise may occur when SEL01-00 bits and SEL11-10 bits are changed. Mute digital output if the click noise affects system performance.

SEL01	SEL00	ADC Input
0	0	AINL1/AINR1 (default)
0	1	AINL2/AINR2
1	0	AINL3/AINR3
1	1	AINL4/AINR4

Table 9. Analog Input Selector

SEL11	SEL10	SRC Input
0	0	SDTI1 (default)
0	1	SDTI2
1	0	SDTI 3
1	1	Reserved


Table 10. Digital Input Selector

■ System Reset

The AK7601A should be powered-up when the PDN pin = "L". The internal regulator will be powered-up by inputting the master clock to the XTI pin or connecting a X'tal after setting the PDN pin to "H". In X'tal mode, the internal regulator is powered-up in 5ms after the PDN pin becomes "H". In external clock mode, the internal regulator is powered-up in 5ms after clock input. When the regulator is powered-up, the internal master clock starts by setting RSTN bit to "1".

■ Power Down

The ADC and DAC parts of the AK7601A are placed in the power-down mode by bringing the PDN pin "L" and the digital filter is also reset at the same time. The internal registers are initiated to their default value by the PDN pin = "L". This reset should always be made after power-up. In the power-down mode, SDTO1/SDTO3, SDTO2/SDTI4, OBICK, OLRCK and DZF pins go to "L" and the analog output is VSS. When exiting the power-down mode, the AK7601A will be in reset state since the RSTN bit = "0". Figure 20 shows the power on/off sequence example.




Note:

- (1) After the PDN pin = "H", the internal PDN is "L" until X'tal and regulator are powered-up. (Register writing is not valid for 5ms of this period)
- (2) During the RSTN bit is "0", all circuits will be powered down except the regulator and X'tal even when the internal PDN is "H".
- (3) Regulator will be powered-up after the PDN pin becomes "H".
- (4) The DAC and SDTO1-3 outputs corresponding to the ADC input has group delay (GD).
- (5) The SDTP1-3 outputs are "0" when the AK7601A is powered-down.
- (6) The DAC output is VSS voltage when the AK7601A is powered-down.
- (7) Click noise occurs at the falling edge of PDN.
- (8) In case of connecting a X'tal, the clock output is "L" when the PDN pin = "L". The X'tal will be powered up after the PDN pin = "H".
- (9) In power down mode (PDN pin = "L"), the DZF pin = "L".
- (10) The DZF pin output will reflect the DZLH bit setting when internal PDN is "H".

Figure 20. Power Up/Down Sequence Example

Reset Function

When the RSTN bit = "0", ADC and DAC parts of the AK7601A is powered down, but the internal register values are not initialized. The analog outputs settle to VCOM voltage, SDTO1/SDTO3, SDTO2/SDTI4, OBICK and OLRCK pins go to "L" and the DZF pins for both channels go to "H" or "L" depending on the DZLH bit setting. Click noise occurs at this timing. Mute the analog output externally if the click noise influences system application. Figure 21 shows the example of reset by RSTN bit.



Note:

- (1) Internal RSTN will be "L", $4\sim 5/f_s$ after RSTN bit changed to "0".
- (2) ADC internal RSTN will be "H", within $1/f_s$ from RSTN bit = "1".
- (3) The reset cycle is $8/f_s$ after ADC internal RSTN became "H".
- (4) Internal RSTN for IIR will be "H" after $7\sim 8/f_s$ from RSTN bit = "1".
- (5) Internal RSTN for DAC will be "H" after $1.5\sim 2.5/f_s$ from RSTN bit = "1".
- (6) The DAC, SDTO1/SDTO3 and SDTO2/SDTI4 outputs corresponding to the ADC input has group delay (GD).
- (7) The SDTO1/SDTO3 and SDTO2/SDTI4 outputs are "0" data when the AK7601A is in powered down mode.
- (8) Click noise occurs when the initialization of ADC block is finished. Mute digital output if click noise adversely affects system performance.
- (9) Click noise occurs at the edge of internal RSTN.
- (10) Analog output is VCOM voltage ($AVDD/2$) when RSTN bit = "0".
- (11) In case of inputting CLK from the XTl pin, the clock should be input before the RSTN bit is changed to "1" after the RSTN bit was set to "0".
- (12) The DZF pin reflects the setting of DZLH bit. This pin changes to "L" or "H" $9/f_s$ after the RSTN bit was set to "0".
- (13) Register settings for path switching except SEL01-00, SEL11-10 and SW1 bits, and command code change should be made during RSTN bit = "0".

Figure 21. Reset Sequence Example

■ I²C BUS INTERFACE (Microcontroller Interface)

Access to the AK7601A registers and RAM is processed by I²C bus. The format of the I²C is complement with fast mode (max: 400kHz). The AK7601A does not support Hs mode. (max: 3.4MHz).

■ Data Transfer

In order to access any IC devices on the I²C BUS, input a start condition first, followed by a single Slave address which includes the Device Address. IC devices on the BUS compare this Slave address with their own addresses and the IC device which has an identical address with the Slave-address generates an acknowledgement. An IC device with the identical address then executes either a read or a write operation. After the command execution, input a Stop condition.

1-1. Data Change

Change the data on the SDA line while SCL line is "L". SDA line condition must be stable and fixed while the clock is "H". Change the Data line condition between "H" and "L" only when the clock signal on the SCL line is "L". Change the SDA line condition while SCL line is "H" only when the start condition or stop condition is input.




Figure 22. Data Transition

1-2. Start condition and Stop condition

Start condition is generated by the transition of "H" to "L" on the SDA line while the SCL line is "H". All instructions are initiated by Start condition. Stop condition is generated by the transition of "L" to "H" on SDA line while SCL line is "H". All instructions end by Stop condition.




Figure 23. Start Condition and Stop Condition

1-3. Repeated Start Condition

When a start condition is received again instead of a stop condition, the bus changes to repeated start condition. A repeated start condition is functionally the same as a start condition.




Figure 24. Repeated Start Condition

1-4. Acknowledge

An external device that is sending data to the AK7601A releases the SDA line (“H”) after receiving one-byte of data. An external device that receives data from the AK7601A then sets the SDA line to “L” at the next clock. This operation is called “acknowledgement” and it enables verification that the data transfer has been properly executed. The AK7601A generates an acknowledgement upon receipt of Start condition and Slave address. For a write instruction, an acknowledgement is generated whenever receipt of each byte is completed. For a read instruction, succeeded by generation of an acknowledgement, the AK7601A releases the SDA line after outputting data at the designated address, and it monitors the SDA line condition. When the Master side generates an acknowledgement without sending a Stop condition, the AK7601A outputs data at the next address location. When no acknowledgement is generated, the AK7601A ends data output (not acknowledged).




Figure 25. Acknowledge

1-5. The First byte

The First Byte which includes the Slave-address is input after the Start condition is set, and a target IC device that will be accessed on the bus is selected by the Slave-address. The Slave-address is configured with the upper 7-bits. Data of the upper 7-bits is “0011000”. The address bits that select the desired IC are fixed. When the Slave-address is inputted, an external device that has the identical device address generates an acknowledgement and instructions are then executed. The 8th bit of the First Byte (lowest bit) is allocated as the R/W Bit. When the R/W Bit is “1”, the read instruction is executed, and when it is “0”, the write instruction is executed.

Note 23. In this document, there is a case that describes a “Write Slave-address assignment” when both address bits match and a Slave-address at R/W Bit = “0” is received. There is a case that describes “Read Slave-address assignment” when both address bits matches and a Slave-address at R/W Bit = “1” is received.




Figure 26. The First Byte Structure

1-6. The Second and Succeeding Bytes

The data format of the second and succeeding bytes of the AK7601A Transfer / Receive Serial data (command code, address and data in microcontroller interface format) on the I²C BUS are all configured with a multiple of 8-bits. When transferring or receiving those data on the I²C BUS, they are divided into an 8-bit data stream segment and they are transferred / received with the MSB side data first with an acknowledgement in-between.

When transferring / receiving A1B2C3 (hex) 24-bit serial data in microprocessor interface format:




Figure 27. Division of the Data

Note 24. In this document, there is a case that describes a write instruction command code which is received at the second byte as “Write Command”. There is a case that describes a read instruction command code which is received at the second byte as “Read Command”

■ Command Code

BIT7	BIT6	BIT5 BIT4	BIT3 BIT2	BIT1	BIT0
8/16(*1)/16(*2)/32 flag			Area to be accessed		

(1) 8/16(*1)/16(*2)/32 flag

When BIT[7:6] bits are “00”, the following data will be 8bit. The data will be 16bit 1word in 2byte transfer when “01”, 16bit 1word x 5 in 10byte transfer when “10”, and 32bit 1word x 5 in 20byte transfer when “11”.

(2) Accompanying data to the access area

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	Command and Content
0	0	0	0	0	0	1		01H Control Register CONT1 Setting
0	0	0	0	0	1	0		02H Control Register CONT2 Setting
0	0	0	0	0	1	1		03H Control Register CONT3 Setting
0	0	0	0	1	0	0		04H Control Register CONT4 Setting
0	0	0	0	1	0	1		05H Control Register CONT5 Setting
0	0	0	0	1	1	0		06H Control Register LOUT1VOL Setting
0	0	0	0	1	1	1		07H Control Register ROUT1VOL Setting
0	0	0	1	0	0	0		08H Control Register LOUT2VOL Setting
0	0	0	1	0	0	1		09H Control Register ROUT2VOL Setting
0	0	0	1	0	1	0		0AH Control Register LOUT3VOL Setting
0	0	0	1	0	1	1		0BH Control Register ROUT3VOL Setting
0	0	0	1	1	0	0		0CH Control Register MONOLVOL Setting
0	0	0	1	1	0	1		0DH Control Register MONORVOL Setting
0	0	0	1	1	1	0		0EH Control Register SWCONT1 Setting
0	0	0	1	1	1	1		0FH Control Register SWCONT2 Setting
0	1	0	0	0	0	0		40H EQ Gain1 Setting
0	1	0	0	0	0	1		41H EQ Gain2 Setting
0	1	0	0	0	1	0		42H Cross Over Fout Gain Setting
0	1	0	0	0	1	1		43H Cross Over Rout Gain Setting
0	1	0	0	1	0	0		44H Cross Over SWout Gain Setting
0	1	0	0	1	0	1		45H FrontL1 Delay Setting
0	1	0	0	1	1	0		46H FrontR1 Delay Setting
0	1	0	0	1	1	1		47H RearL2 Delay Setting
0	1	0	1	0	0	0		48H RearR2 Delay Setting
0	1	0	1	0	0	1		49H SWL3 Delay Setting
0	1	0	1	0	1	0		4AH SWR3 Delay Setting
0	1	0	1	0	0	0		50H Read SpeAna 1Band (125Hz)
0	1	0	1	0	0	1		51H Read SpeAna 2Band (500Hz)
0	1	0	1	0	0	1		52H Read SpeAna 3Band (2KHz)
0	1	0	1	0	0	1		53H Read SpeAna 4Band (8KHz)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	Command and Content
1	0	0	0	0	0	0	0	80H Input Gain Setting
1	0	0	0	0	0	0	1	81H function1 Gain1 Setting
1	0	0	0	0	0	1	0	82H function1 Gain2 Setting
1	0	0	0	0	1	0	0	84H function1 in Filter Coefficient Setting Preparation
1	0	0	0	0	1	0	1	85H function1 out Filter Coefficient Setting Preparation
1	0	0	0	1	0	0	0	88H function2 LPF2 Filter Coefficient Setting Preparation
1	0	0	0	1	1	0	0	8CH function2 Gain1 Setting
1	0	0	0	1	1	0	1	8DH function2 Gain Low Setting
1	0	0	1	0	0	0	0	90H Function3 Gain1 Coefficient Setting Preparation
1	0	0	1	0	0	0	1	91H Function3 Gain2 Coefficient Setting Preparation
1	0	0	1	0	0	1	0	92H Function3 Filter Coefficient Setting Preparation
1	0	0	1	0	0	1	1	93H Function4 Gain Coefficient Setting Preparation
1	0	0	1	0	1	0	0	94H Function5 Gain Coefficient Setting Preparation
1	0	0	1	0	1	0	1	95H Function5 Filter Coefficient Setting Preparation
1	0	0	1	0	1	1	0	96H EQ Band2 Coefficient Setting Preparation
1	0	0	1	0	1	1	1	97H EQ Band5 Coefficient Setting Preparation
1	0	0	1	1	0	0	0	98H EQ Band6 Coefficient Setting Preparation
1	0	0	1	1	0	0	1	99H EQ Band7 Coefficient Setting Preparation
1	0	0	1	1	1	0	0	9AH EQ Band9 Coefficient Setting Preparation
1	0	0	1	1	1	1	0	9BH EQ Band12 Coefficient Setting Preparation
1	0	0	1	1	1	0	1	9CH EQ Band13 Coefficient Setting Preparation
1	0	0	1	1	1	0	1	9DH EQ Band14 Coefficient Setting Preparation
1	0	0	1	1	1	1	0	9EH X' Over Filter1-3 Coefficient Setting Preparation
1	0	0	1	1	1	1	1	9FH SpeAna3Band Coefficient Setting Preparation
1	0	1	0	0	0	0	0	A0H SpeAna4Band Coefficient Setting Preparation
1	0	1	0	0	0	0	1	A1H FR Gain Setting
1	0	1	0	0	0	1	0	A2H SW Gain Setting

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	Command and Content
1	1	0	0	0	0	0	0	C0H function2 LPF0 Filter Coefficient Setting Preparation
1	1	0	0	0	0	1	0	C2H Function4 Filter Coefficient Setting Preparation
1	1	0	0	0	0	1	1	C3H EQ Band1 Coefficient Setting Preparation
1	1	0	0	0	1	0	0	C4H EQ Band3 Coefficient Setting Preparation
1	1	0	0	0	1	0	1	C5H EQ Band4 Coefficient Setting Preparation
1	1	0	0	0	1	1	0	C6H EQ Band8 Coefficient Setting Preparation
1	1	0	0	0	1	1	1	C7H EQ Bnad10 Coefficient Setting Preparation
1	1	0	0	1	0	0	0	C8H EQ Band11 Coefficient Setting Preparation
1	1	0	0	10	0	1		C9H X' Over Filter1-1 Coefficient Setting Preparation
1	1	0	0	10	1	0		CAH X' Over Filter2-1 Coefficient Setting Preparation
1	1	0	0	10	1	1		CBH X' Over Filter3-1 Coefficient Setting Preparation
1	1	0	0	11	0	0		CCH X' Over Filter1-2 Coefficient Setting Preparation
1	1	0	0	11	0	1		CDH X' Over Filter2-2 Coefficient Setting Preparation
1	1	0	0	1	1	1	0	CEH X' Over Filter3-2 Coefficient Setting Preparation
1	1	0	0	11	1	1		CFH SpeAna1Band Coefficient Setting Preparation
1	1	0	1	00	0	0		D0H SpeAna2Band Coefficient Setting Preparation
1	1	0	1	00	0	1		D1H SpeAna SDS Coefficient Setting Preparation

Write Sequence

In the AK7601A, when a “Write-Slave-address assignment” is received at the first byte, the write command at the second byte and data at the third and succeeding bytes are received. At the data block, address and write data are received in a single-byte unit each in accordance with a command code. The number of write data bytes (*1 in Figure 28) is fixed by the received command code.

Usable command codes in write sequence are listed below as “Table 11. List of Usable Command Codes in Write Sequence”.




Figure 28. Write Sequence

Command Code	Data Length	Content
40H ~ 4AH	2-byte	Transferring 16bit coefficient data in 1-coefficient unit
80H ~ A2H	10-byte	Transferring 16bit coefficient data in 5-coefficient or 1-filter unit
C0H ~ D1H	20-byte	Transferring 28bit coefficient data in 5-coefficient or 1-filter unit
01H ~ 0F	1byte	Writing Control Register

Table 11. List of Usable Command Codes in Write Sequence

Data Format

Data Write

(1) Control Register Write

SDA	
(1) COMMAND	01H~0F
(2) DATA	D7~D0

(2) 16bit Coefficient (1-coefficient unit) or Delay Data Write

SDA	
(1) COMMAND	40H~4AH
(2) DATA1-1	D15~D8
(3) DATA1-2	D7~D0

(3) 16bit Coefficient (5-coefficient unit) Write

SDA	
(1) COMMAND	80H~A2H
(2) DATA1-1	D15~D8
(3) DATA1-2	D7~D0
(4) DATA2-1	D15~D8
(5) DATA2-2	D7~D0
(6)~(11)	(Continues in 2byte unit from DATA3 to DATA5. In total 10byte DATA)

(4) 28bit Coefficient Data Write

SDA	
(1) COMMAND	C0H~D1H
(2) DATA1-1	0 0 0 0 D27~D24
(3) DATA1-2	D23~D16
(4) DATA1-3	D15~D8
(5) DATA1-4	D7~D0
(6)~(21)	(Continues in 4byte unit from DATA2 to DATA5. In total 20byte DATA)

Read Sequence

In the AK7601A, when a “write- slave-address assignment” is received at the first byte, the command is send from micro controller in the second byte. When the slave address is received after the start condition, the AK7601A starts outputting the data regarding to command code.

When cancelling read operation before the AK7601A sends all data, assure that a “not acknowledged” signal is received by the AK7601A. If this “not acknowledged” signal is not received, the AK7601A continues to send data until specified number, and since it did not release the BUS, the stop condition cannot be properly received.

Usable command codes in read sequence are listed in [Table 12](#)




Figure 29. Read Sequence

Command Code	Data Length	Content
40H ~ 4AH	2-byte	Reading 16bit coefficient data in 1-coefficient unit
80H ~ A2H	10-byte	Reading 16bit coefficient data in 5-coefficient or 1-filter unit.
C0H ~ D1H	20-byte	Reading 28bit coefficient data in 5-coefficient or 1-filter unit.
01H ~ 0F	1byte	Reading Control Register
50H ~ 53H	2-byte	Reading Spectrum Analyzer Data

Table 12. List of Usable Read Command Codes in Read Sequence

Data Read

(1) Control Register Read

SDA	
(1) COMMAND	01H~0F (Input)
(2) DATA	D7~D0

(2) 16bit Coefficient (1-coefficient unit) or Delay Time Read

SDA	
(1) COMMAND	40H~4AH (Input)
(2) DATA1-1	D15~D8 (Output)
(3) DATA1-2	D7~D0

(3) 16bit Coefficient (5-coefficient unit) Read

SDA	
(1) COMMAND	80H~A2H (Input)
(2) DATA1-1	D15~D8 (Output)
(3) DATA1-2	D7~D0
(4) DATA2-1	D15~D8
(5) DATA2-2	D7~D0
(6)~(11)	(Continues in 4byte unit from DATA3 to DATA5. In total 10byte DATA)

(4) 28bit Coefficient Data Read

SDA	
(1) COMMAND	C0H~D1 (Input)
(2) DATA1-1	0 0 0 0 D27~D24 (Output)
(3) DATA1-2	D23~D16
(4) DATA1-3	D15~D8
(5) DATA1-4	D7~D0
(6)~(21)	(Continues in 4byte unit from DATA2 to DATA5. In total 20byte DATA)

(5) Spectrum Analyzer Data Read

SDA	
(1) COMMAND	50H, 51H, 52H, 53H (Input)
(2) DATA2	D15 D14 D13 D12 D11 D10 D9 D8 (Output)
(3) DATA1	D7 D6 D5 D4 D3 D2 D1 D0

■ Register Map

Command	Register Name	D7	D6	D5	D4	D3	D2	D1	D0	
01H C	ONT1	0	0	0	FCHA	PMADCM	PMADC	PMDAC	RSTN	
02H CONT	2	DZD3	DZD2	DZD1	DZLH	ODIF	0	MCONT	SMUTEN	
03H CONT	3	MOMUTE	FMUTE	EMUTE	RMUTE	SWMUTE	IDIF41	IDIF40	IDIF1	IDIF0
04H	CONT4	LRCK	BICK	MCKO1	MCKO0	DO21	DO20	DO11	DO10	
05H	CONT5	0	0	0	0	SEL11	SEL10	SEL0	SEL00	
06H	LOUT1 Volume Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0	
07H	ROUT1 Volume Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0	
08H	LOUT2 Volume Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0	
09H	ROUT2 Volume Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0	
0AH	LOUT3 Volume Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0	
0BH	ROUT3 Volume Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0	
0CH	MONOINL Volume Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0	
0DH	MONOINR Volume Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0	
0EH	SWCONT1	0S	W51	SW50	SW4	SW31	SW30S	W2	SW1	
0FH S	WCONT2	0	0	0	SWSW	RSW	FSW	EQSW1	EQSW0	

Note: All registers are initialized by the PDN pin = "L".

When RSTN bit becomes "0", the internal timing is reset but the registers are not initialized.

Data must not be written into addresses from 10H to 1FH.

The bits defined as 0 must contain a "0" value.

■ Register Definitions

Command Register	Register name	D7	D6	D5	D4	D3	D2	D1	D0
01H C	ONT1	0	0	0	FCHA	PMADCM	PMADC	PMDAC	RSTN
Default 0			0	0	1	1	1	1	0
R/W RD			RD	RD	R/W	R/W	R/W	R/W	R/W

FCHA: High Speed Charge Mode Enable
 0: High Speed Charge Disable
 1: High Speed Charge Enable (default)

PMADCM: ADC Mono Power Management
 0: ADC Power Down
 1: Normal Operation

PMADC: ADC Power Management
 0: ADC Power Down
 1: Normal Operation

PMDAC: DAC1-3 Power Management
 0: All DACs Power Down
 1: Normal Operation

RSTN: Internal Timing Reset
 0: Reset
 The DZF pin becomes “H” or “L” depending on DZLH bit but registers are not initialized.
 1: Normal Operation

Command	Register Name	D7	D6 D5	D4		D3	D2	D1	D0
02H	CONT2	DZD3	DZD2	DZD1	DZLH	DIF	0	MCONT	SMUTEN
Default		0	0	0	0	1	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	RD	R/W	R/W

- DZ D3: DZF Setting
 - 0: The DZF pin reflects the zero-detection of DAC3
 - 1: The DZF pin ignores the zero-detection of DAC3
- DZ D2: DZF Setting
 - 0: The DZF pin reflects the zero-detection of DAC2
 - 1: The DZF pin ignores the zero-detection of DAC2
- DZ D1: DZF Setting
 - 0: The DZF pin reflects the zero-detection of DAC1
 - 1: The DZF pin ignores the zero-detection of DAC1
- DZLH: DZF pin polarity setting
 - 0: Output “H” when the zero data is detected.
 - 1: Output “L” when the zero data is detected

D7	D6	D5	D4		DAC3	DAC2	DAC1	DZF pin output Level
0	0	0	0		Zero	Zero	Zero	H
0	0	1	0		Zero	Zero	-	H
0	1	0	0		Zero	-	Zero	H
0	1	1	0		Zero	-	-	H
1	0	0	0		-	Zero	Zero	H
1	0	1	0		-	Zero	-	H
1	1	0	0		-	-	Zero	H
1	1	1	0		-	-	-	H
0	0	0	1		Zero	Zero	Zero	L
0	0	1	1		Zero	Zero	-	L
0	1	0	1		Zero	-	Zero	L
0	1	1	1		Zero	-	-	L
1	0	0	1		-	Zero	Zero	L
1	0	1	1		-	Zero	-	L
1	1	0	1		-	-	Zero	L
1	1	1	1		-	-	-	L

Table 13. Zero Detection Control

DIF: Digital Output Format (DIF mode setting)

- 0 : Left justified mode
- 1 : I2S mode (default)

MCONT: Soft Mute Time Setting

- 0: 1024/fs (default)
- 1: 22/fs

SMUTEN: MUTE1, MUTE2 Block

MUTEN pin	SMUTEN bit	All Analog Outputs Status	
L	0	Mute	(default)
	1 M	ute	
H	0	Mute	(default)
	1 Unm	ute	

Table 14. Soft Mute Control

Command	Register Name	D7	D6	D5	D4	D3	D2 D1	D0	
03H CONT	3	MOMUTE	FMUTE	RMUTE	SWMUTE	IDIF41	IDIF40	IDIF1	IDIF0
	Default	0	0	0	0	1	1	1	1
	R/W	R/W	R/W	R/W	R/W	R/W	R/W R/W	R/W	R/W

MOMUTE: MOMUTE Block

0: Un-mute (default)

1: Mute (Refer to p44; DSP Block Construction)

FMUTE: FMUTE Block

0: Un-mute (default)

1: Mute (Refer to p44; DSP Block Construction)

RMUTE: RMUTE Block

0: Un-mute (default)

1: Mute (Refer to p44; DSP Block Construction)

SWMUTE: SWMUTE Block

0: Un-mute (default)

1: Mute (Refer to p44; DSP Block Construction)

IDIF41-IDIF40: Digital Input Format, IDIF Mode Setting (SDIT4)

00: 16bit LSB Justified Mode

01: 24bit LSB Justified Mode

10: 24bit MSB Justified Mode

11: 16bit/24bit I2S Mode (default)

IDIF1-IDIF0: SRC Digital Input Format, IDIF Mode Setting (SDIT1, SDIT2, SDIT3)

00: 16bit LSB Justified Mode

01: 24bit LSB Justified Mode

10: 24bit MSB Justified Mode

11: 16bit/24bit I2S Mode (default)

Command	Register Name	D7	D6	D5	D4	D3 D2	D1 D0		
04H CONT	4	LRCK	BICK	MCKO1	MCKO0	DO21	DO20	DO11	DO10
Default		0	0	0	0	0 0		0	0
R/W		R/W	R/W	R/W	R/W	R/W R/W		R/W R/W	

LRCK: LRCK Output Enable
 0: The OLRCK pin outputs "L". (default)
 1: The OLRCK pin outputs LRCK(1fs).

BICK: BIT Clock Output Enable
 0: The OBICK pin outputs "L". (default)
 1: The OBICK pin outputs 64fs BIT clock.

MCKO1-0: Master Clock Output Enable

MCKO1 M	CKO0	Master Clock Speed	
0	0	"L" Output	(default)
0	1	256fs (11.2896MHz)	
1	0	512fs (22.5792MHz)	
1 1		Reserved	

Table 3. Master Clock Output Select

DO21-DO20: SDTO2/SDTI4 In/Output Enable

DO21 D	O20	SDTO2/SDTI4 pin	
0 0		"L" Output	(default)
0 1		SDTO2	
1 0		SDTI4 (Input)	
1 1		Reserved	

Table 15. SDTO2/SDTI4 Input/Output Select

DO11-DO10: SDTO1/SDTO3 Output Enable

DO11 DO	10	SDTO1/SDTO3 pin	
0 0		"L" Output	(default)
0	1	SDTO1	
1 0		SDTO3	
1	1	Reserved	

Table 16. SDTO1/SDTO3 Output Select

Command	Register Name	D7 D6	D5 D4 D3	D2 D1 D0					
05H	CONT5	0	0	0	0	SEL11	SEL10	SEL01	SEL00
Default		0	0	0	0	0	0	0	0
R/W		RD	RD	RD	RD	R/W	R/W	R/W	R/W

SEL11-10: SRC Input Selector Control

SEL11	SEL10	SRC Input
0	0	SDTI1
0	1	SDTI2
1	0	SDTI3
1	1	Reserved

(default)

Table 10. Digital Input Selector

SEL01-00: Analog Input Selector Control

SEL01	SEL00	ADC Input
0	0	AINL1/AINR1
0	1	AINL2/AINR2
1	0	AINL3/AINR3
1	1	AINL4/AINR4

(default)

Table 9. Analog Input Selector

Command	Register Name	D7 D6	D5 D4 D3	D2 D1 D0					
06H	ROUT1VOL	ATT7 ATT6	ATT5 ATT4	ATT3 ATT2	ATT1	ATT0			
07H	ROUT2VOL	ATT7 ATT6	ATT5 ATT4	ATT3 ATT2	ATT1	ATT0			
08H	ROUT3VOL	ATT7 ATT6	ATT5 ATT4	ATT3 ATT2	ATT1	ATT0			
09H	ROUT3VOL	ATT7 ATT6	ATT5 ATT4	ATT3 ATT2	ATT1	ATT0			
0AH	ROUT3VOL	ATT7 ATT6	ATT5 ATT4	ATT3 ATT2	ATT1	ATT0			
0BH	ROUT3VOL	ATT7 ATT6	ATT5 ATT4	ATT3 ATT2	ATT1	ATT0			
0CH	MONOLVOL	ATT7 ATT6	ATT5 ATT4	ATT3 ATT2	ATT1	ATT0			
0DH	MONORVOL	ATT7 ATT6	ATT5 ATT4	ATT3 ATT2	ATT1	ATT0			
Default		0	00	0	00	0	0		
R/W		R/W	R/W R/W	R/W	R/W R/W	R/W R/W	R/W R/W		

ATT7-ATT0: Attenuation Level

ATT7-0 A	Attenuation Level	(default)
00H	0dB	
01H	-0.5dB	
02H	-1.0dB	
:	:	
7DH	-62.5dB	
7EH	-63.0dB	
7FH	-63.5dB	
:	:	
FEH	-127.0dB	
FFH MUTE	(-∞)	

Table 7. Attenuation Level

Command	Register Name	D7 D6	D5 D4 D3	D2 D1 D0					
0EH	SWCONT1	0	SW51	SW50	SW4	SW31	SW30	SW2	SW1
Default		0	0	0	0	0	1	0	0
R/W		RD	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SW51-50: SDTO3, SDTI4 Selector Control

Mode	SW51	SW50	Switch a	Switch b	Switch c	Comment
Mode1	0	0	GND	SDTOEQ	SDTO Delay	No In/Output
Mode2	0	1	SDTO EQ	SDTI4	SDTO Delay	In/Output before Delay
Mode3	1	0	SDTO Delay	SDTOEQ	SDTI4	In/Output after Delay
Mode4	1	1	-	-	-	Reserved

Refer to Figure 32

Table 17. SDTO3/SDTI4 Selector Control




Figure 30. SDTO3/SDTI4 Block Diagram

SW4: AOUT3L/R pin Output Control
 0: Outputs AOUT3L/R (default)
 1: Outputs AOUT2L/R
 Refer to Figure 32

SW31-30: MG2 Selector Control
 Refer to Figure 32

SW31 S	W30	MG2 Input	
0 0		SRC	(default)
0 1		ADC	
1 0		SDTI3	
1 1		-	

Table 18. MG2 Selector Control

SW2: MG1 Selector Control
 0: SRC (default)
 1: ADC
 Refer to Figure 32

SW1: De-emphasis Control
 0: Dem-OFF (default)
 1: Dem-ON (44.1kHz)
 Refer to Figure 32

Command Register	Name	D7	D6	D5	D4	D3	D2	D1	D0
0FH S	WCONT2	0	0	0	SWSW	RSW	FSW	EQSW1	EQSW0
Default 0			0	0	0	0	0	0	0
R/W RD			RD	R/W	R/W	R/W	R/W	R/W	R/W

SWSW: SW Input Source Select

0: Input1 (default)

1: Input2

Refer to Figure 32

RSW: Rear Input Source Select

0: Input1 (default)

1: Input2

Refer to Figure 32.

FSW: Front Input Source Select

0: Input1 (default)

1: Input2

Refer to Figure 32

EQSW2-1: Equalizer Block Setting

Mode EQS	W2	EQSW1	Switch A	Switch B	Comment
Mode1	0	0	EQBand2	EQBand7	14 band mode
Mode2	0	1	EQBand9	EQBand2	4 band + 5 band x 2 mode
Mode3	1	0	EQBand2	EQGain2	7 band x 2 mode1
Mode4	1	1	EQBand2	EQGain1	7 band x 2 mode2

(default)

Refer to Figure 38 about Switch A and B

Table 19. EQSW Mode Select





Figure 31. EQSW1-0 Setting Examples

■ Blocks and Circuits Construction of Command Setting



*Refer to Figure 41 for delay block.

Figure 32. DSP Block Construction

Command 8	0H	Shift Setting	R/W	Default
Data 1 (2byte)	LG1	2bit Left x 4	R/W	0x 2000
Data 2 (2byte)	RG1	2bit Left x 4	R/W	0x 2000
Data 3 (2byte)	LG2	2bit Left x 4	R/W	0x 2000
Data 4 (2byte)	RG2	2bit Left x 4	R/W	0x 2000
Data 5 (2byte)	Dummy	-	-	-

Function1 (High Frequency Expansion)




Figure 33. Function1 Block Diagram

Command 81	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	ThrGainL	1bit Left x 2	R/W	0x 4000	Control register of Lch through gain
Data 2 (2byte)	ThrGainR	1bit Left x 2	R/W	0x 4000	Control register of Rch through gain
Data 3 (2byte)	Dummy	-	-	-	
Data 4 (2byte)	Dummy	-	-	-	
Data 5 (2byte)	Dummy	-	-	-	

Command 82	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	HighGainL	1bit Left x 2	R/W	0x 0000	Control register of Lch IIR out gain
Data 2 (2byte)	HighGainR	1bit Left x 2	R/W	0x 0000	Control register of Rch IIR out gain
Data 3 (2byte)	Multiplier1	-	R/W	0x 4000	Control register of Multiplier block
Data 4 (2byte)	Multiplier2	-	R/W	0x 0000	Control register of Multiplier block
Data 5 (2byte)	Multiplier3	-	R/W	0x 0000	Control register of Multiplier block

Command 84	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	HiIn_a02	1bit Left x 2	R/W	0x 0000	Control register of Hi In IIR Filter
Data 2 (2byte)	HiIn_a01	1bit Left x 2	R/W	0x 0000	Control register of Hi In IIR Filter
Data 3 (2byte)	HiIn_a00	1bit Left x 2	R/W	0x 4000	Control register of Hi In IIR Filter
Data 4 (2byte)	HiIn_b02	1bit Left x 2	R/W	0x 0000	Control register of Hi In IIR Filter
Data 5 (2byte)	HiIn_b01	1bit Left x 2	R/W	0x 0000	Control register of Hi In IIR Filter

Command 85	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	HiOut_a12	1bit Left x 2	R/W	0x 0000	Control register of Hi Out IIR Filter
Data 2 (2byte)	HiOut_a11	1bit Left x 2	R/W	0x 0000	Control register of Hi Out IIR Filter
Data 3 (2byte)	HiOut_a10	1bit Left x 2	R/W	0x 4000	Control register of Hi Out IIR Filter
Data 4 (2byte)	HiOut_b12	1bit Left x 2	R/W	0x 0000	Control register of Hi Out IIR Filter
Data 5 (2byte)	HiOut_b11	1bit Left x 2	R/W	0x 0000	Control register of Hi Out IIR Filter

Function2 (Compressor)




Figure 34. Function2 Block Diagram

Command C0	H	Shift Setting	R/W	Default	Comment
Data 1 (4byte)	LPF_a02	1bit Left x 2	R/W	0x 00000000	Control register of LPF
Data 2 (4byte)	LPF_a01	1bit Left x 2	R/W	0x 00000000	Control register of LPF
Data 3 (4byte)	LPF_a00	1bit Left x 2	R/W	0x 04000000	Control register of LPF
Data 4 (4byte)	LPF_b02	1bit Left x 2	R/W	0x 00000000	Control register of LPF
Data 5 (4byte)	LPF_b01	1bit Left x 2	R/W	0x 00000000	Control register of LPF

Command 88	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	LPF_a21	1bit Left x 2	R/W	0x 0000	Control register of Compressor block
Data 2 (2byte)	LPF_a20	1bit Left x 2	R/W	0x 0000	Control register of Compressor block
Data 3 (2byte)	LPF_b21	1bit Left x 2	R/W	0x 0000	Control register of Compressor block
Data 4 (2byte)	Dummy	-	-	-	Control register of Compressor block
Data 5 (2byte)	Dummy	-	-	-	Control register of Compressor block

Command 8C	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	Thr_G	1bit Left x 2	R/W	0x 4000	Control register of through gain
Data 2 (2byte)	Dummy	-	-	-	
Data 3 (2byte)	Dummy	-	-	-	
Data 4 (2byte)	Dummy	-	-	-	
Data 5 (2byte)	Dummy	-	-	-	

Command 8D	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	Compressor1	-	R/W	0x 0000	Control register of Compressor block
Data 2 (2byte)	Compressor2	-	R/W	0x 0000	Control register of Compressor block
Data 3 (2byte)	Compressor3	-	R/W	0x 0000	Control register of Compressor block
Data 4 (2byte)	Compressor4	-	R/W	0x 0000	Control register of Compressor block
Data 5 (2byte)	Dummy	-	-	-	

Function3 (Surround Effect)




Figure 35. Function3 Block Diagram

Command 90	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	F3ThrG	1bit Left x 2	R/W	0x 4000	Control register of through gain
Data 2 (2byte)	F3OutL	1bit Left x 2	R/W	0x 0000	Control register of Lch F3 IIR out gain
Data 3 (2byte)	F3OutR	1bit Left x 2	R/W	0x 0000	Control register of Rch F3 IIR out gain
Data 4 (2byte)	Dummy	-	-	-	
Data 5 (2byte)	Dummy	-	-	-	

Command 91	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	F3InL	-	R/W	0x 0000	
Data 2 (2byte)	F3InR	-	R/W	0x 0000	
Data 3 (2byte)	F3D	-	R/W	0x 0000	
Data 4 (2byte)	F3FBG	-	R/W	0x 0000	
Data 5 (2byte)	Dummy	-	-	-	

Command 92	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	F3IIR_a02	1bit Left x 2	R/W	0x 0000	
Data 2 (2byte)	F3IIR_a01	1bit Left x 2	R/W	0x 0000	
Data 3 (2byte)	F3IIR_a00	1bit Left x 2	R/W	0x 4000	
Data 4 (2byte)	F3IIR_b02	1bit Left x 2	R/W	0x 0000	
Data 5 (2byte)	F3IIR_b01	1bit Left x 2	R/W	0x 0000	

Function4 (Bass Boost)




Figure 36. Function4 Block Diagram

Command 93	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	F4ThrL	1bit Left x 2	R/W	0x 4000	Control register of through gain
Data 2 (2byte)	F4ThrR	1bit Left x 2	R/W	0x 4000	Control register of Rch through gain
Data 3 (2byte)	F4InL	-	R/W	0x 0000	Control register of Lch F4 IIR input gain
Data 4 (2byte)	F4InR	-	R/W	0x 0000	Control register of Rch F4 IIR input gain
Data 5 (2byte)	Dummy	-	-	-	

Command C2	H	Shift Setting	R/W	Default	Comment
Data 1 (4byte)	F4IIR_a02	1bit Left x 2	R/W	0x 00000000	Control register of F4IIR Filter
Data 2 (4byte)	F4IIR_a01	1bit Left x 2	R/W	0x 00000000	Control register of F4 IIR Filter
Data 3 (4byte)	F4IIR_a00	1bit Left x 2	R/W	0x 04000000	Control register of F4 IIR Filter
Data 4 (4byte)	F4IIR_b02	1bit Left x 2	R/W	0x 00000000	Control register of F4 IIR Filter
Data 5 (4byte)	F4IIR_b01	1bit Left x 2	R/W	0x 00000000	Control register of F4 IIR Filter

Function5 (Loudness)




Figure 37. Function5 Block Diagram

Command 94	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	F5ThrG	1bit Left x 2	R/W	0x 4000	Control register of through gain
Data 2 (2byte)	F5OutG	1bit Left x 2	R/W	0x 0000	Control register of F5 IIR out gain
Data 3 (2byte)	Dummy	-	-	-	
Data 4 (2byte)	Dummy	-	-	-	
Data 5 (2byte)	Dummy	-	-	-	

Command 95	H	Shift Setting	R/W	Default	Comment
Data 1 (2byte)	F5IIR_a02	1bit Left x 2	R/W	0x 0000	Control register of F5 IIR Filter
Data 2 (2byte)	F5IIR_a01	1bit Left x 2	R/W	0x 0000	Control register of F5 IIR Filter
Data 3 (2byte)	F5IIR_a00	1bit Left x 2	R/W	0x 4000	Control register of F5 IIR Filter
Data 4 (2byte)	F5IIR_b02	1bit Left x 2	R/W	0x 0000	Control register of F5 IIR Filter
Data 5 (2byte)	F5IIR_b01	1bit Left x 2	R/W	0x 0000	Control register of F5 IIR Filter

Equalizer




Figure 38. Equalizer Block Diagram

Command 4	0H	Shift Setting	R/W	Default
Data 1 (2byte)	EQGain1	1bit Left x 2	R/W	0x 4000

Command 4	1H	Shift Setting	R/W	Default
Data 1 (2byte)	EQGain2	1bit Left x 2	R/W	0x 4000

Command C3	H	Shift Setting	R/W	Default
Data 1 (4byte)	EQBand1 a2	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	EQBand1 a1	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	EQBand1 a0	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	EQBand1 b2	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	EQBand1 b1	1bit Left x 2	R/W	0x 00000000

Command 9	6H	Shift Setting	R/W	Default
Data 1 (2byte)	EQBand2 a2	1bit Left x 2	R/W	0x 0000
Data 2 (2byte)	EQBand2 a1	1bit Left x 2	R/W	0x 0000
Data 3 (2byte)	EQBand2 a0	1bit Left x 2	R/W	0x 4000
Data 4 (2byte)	EQBand2 b2	1bit Left x 2	R/W	0x 0000
Data 5 (2byte)	EQBand2 b1	1bit Left x 2	R/W	0x 0000

Command C4	H	Shift Setting	R/W	Default
Data 1 (4byte)	EQBand3 a2	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	EQBand3 a1	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	EQBand3 a0	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	EQBand3 b2	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	EQBand3 b1	1bit Left x 2	R/W	0x 00000000

Command C5	H	Shift Setting	R/W	Default
Data 1 (4byte)	EQBand4 a2	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	EQBand4 a1	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	EQBand4 a0	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	EQBand4 b2	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	EQBand4 b1	1bit Left x 2	R/W	0x 00000000

Command 9	7H	Shift Setting	R/W	Default
Data 1 (2byte)	EQBand5 a2	1bit Left x 2	R/W	0x 0000
Data 2 (2byte)	EQBand5 a1	1bit Left x 2	R/W	0x 0000
Data 3 (2byte)	EQBand5 a0	1bit Left x 2	R/W	0x 4000
Data 4 (2byte)	EQBand5 b2	1bit Left x 2	R/W	0x 0000
Data 5 (2byte)	EQBand5 b1	1bit Left x 2	R/W	0x 0000

Command 9	8H	Shift Setting	R/W	Default
Data 1 (2byte)	EQBand6 a2	1bit Left x 2	R/W	0x 0000
Data 2 (2byte)	EQBand6 a1	1bit Left x 2	R/W	0x 0000
Data 3 (2byte)	EQBand6 a0	1bit Left x 2	R/W	0x 4000
Data 4 (2byte)	EQBand6 b2	1bit Left x 2	R/W	0x 0000
Data 5 (2byte)	EQBand6 b1	1bit Left x 2	R/W	0x 0000

Command 9	9H	Shift Setting	R/W	Default
Data 1 (2byte)	EQBand7 a2	1bit Left x 2	R/W	0x 0000
Data 2 (2byte)	EQBand7 a1	1bit Left x 2	R/W	0x 0000
Data 3 (2byte)	EQBand7 a0	2bit Left x 4	R/W	0x 2000
Data 4 (2byte)	EQBand7 b2	1bit Left x 2	R/W	0x 0000
Data 5 (2byte)	EQBand7 b1	1bit Left x 2	R/W	0x 0000

Command C6	H	Shift Setting	R/W	Default
Data 1 (4byte)	EQBand8 a2	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	EQBand8 a1	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	EQBand8 a0	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	EQBand8 b2	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	EQBand8 b1	1bit Left x 2	R/W	0x 00000000

Command 9	AH	Shift Setting	R/W	Default
Data 1 (2byte)	EQBand9 a2	1bit Left x 2	R/W	0x 0000
Data 2 (2byte)	EQBand9 a1	1bit Left x 2	R/W	0x 0000
Data 3 (2byte)	EQBand9 a0	1bit Left x 2	R/W	0x 4000
Data 4 (2byte)	EQBand9 b2	1bit Left x 2	R/W	0x 0000
Data 5 (2byte)	EQBand9 b1	1bit Left x 2	R/W	0x 0000

Command C7	H	Shift Setting	R/W	Default
Data 1 (4byte)	EQBand10 a2	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	EQBand10 a1	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	EQBand10 a0	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	EQBand10 b2	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	EQBand10 b1	1bit Left x 2	R/W	0x 00000000

Command C8	H	Shift Setting	R/W	Default
Data 1 (4byte)	EQBand11 a2	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	EQBand11 a1	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	EQBand11 a0	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	EQBand11 b2	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	EQBand11 b1	1bit Left x 2	R/W	0x 00000000

Command 9	BH	Shift Setting	R/W	Default
Data 1 (2byte)	EQBand12 a2	1bit Left x 2	R/W	0x 0000
Data 2 (2byte)	EQBand12 a1	1bit Left x 2	R/W	0x 0000
Data 3 (2byte)	EQBand12 a0	1bit Left x 2	R/W	0x 4000
Data 4 (2byte)	EQBand12 b2	1bit Left x 2	R/W	0x 0000
Data 5 (2byte)	EQBand12 b1	1bit Left x 2	R/W	0x 0000

Command 9	CH	Shift Setting	R/W	Default
Data 1 (2byte)	EQBand13 a2	1bit Left x 2	R/W	0x 0000
Data 2 (2byte)	EQBand13 a1	1bit Left x 2	R/W	0x 0000
Data 3 (2byte)	EQBand13 a0	1bit Left x 2	R/W	0x 4000
Data 4 (2byte)	EQBand13 b2	1bit Left x 2	R/W	0x 0000
Data 5 (2byte)	EQBand13 b1	1bit Left x 2	R/W	0x 0000

Command 9	DH	Shift Setting	R/W	Default
Data 1 (2byte)	EQBand14 a2	1bit Left x 2	R/W	0x 0000
Data 2 (2byte)	EQBand14 a1	1bit Left x 2	R/W	0x 0000
Data 3 (2byte)	EQBand14 a0	2bit Left x 4	R/W	0x 2000
Data 4 (2byte)	EQBand14 b2	1bit Left x 2	R/W	0x 0000
Data 5 (2byte)	EQBand14 b1	1bit Left x 2	R/W	0x 0000

Cross Over




Figure 39. Cross Over Block Diagram

Command 4	2H	Shift Setting	R/W	Default
Data 1 (2byte)	Fout Gain	1bit Left x 2	R/W	0x 4000

Command 4	3H	Shift Setting	R/W	Default
Data 1 (2byte)	Rout Gain	1bit Left x 2	R/W	0x 4000

Command 4	4H	Shift Setting	R/W	Default
Data 1 (2byte)	SWout Gain	1bit Left x 2	R/W	0x 4000

Command C9	H	Shift Setting	R/W	Default
Data 1 (4byte)	XO1IIR_a02	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	XO1IIR_a01	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	XO1IIR_a00	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	XO1IIR_b02	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	XO1IIR_b01	1bit Left x 2	R/W	0x 00000000

Command CAH		Shift Setting	R/W	Default
Data 1 (4byte)	XO2IIR a02	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	XO2IIR a01	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	XO2IIR a00	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	XO2IIR b02	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	XO2IIR b01	1bit Left x 2	R/W	0x 00000000

Command CBH		Shift Setting	R/W	Default
Data 1 (4byte)	XO3IIR a02	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	XO3IIR a01	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	XO3IIR a00	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	XO3IIR b02	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	XO3IIR b01	1bit Left x 2	R/W	0x 00000000

Command CCH		Shift Setting	R/W	Default
Data 1 (4byte)	XO1IIR a12	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	XO1IIR a11	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	XO1IIR a10	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	XO1IIR b12	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	XO1IIR b11	1bit Left x 2	R/W	0x 00000000

Command CDH		Shift Setting	R/W	Default
Data 1 (4byte)	XO2IIR a12	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	XO2IIR a11	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	XO2IIR a10	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	XO2IIR b12	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	XO2IIR b11	1bit Left x 2	R/W	0x 00000000

Command CEH		Shift Setting	R/W	Default
Data 1 (4byte)	XO3IIR a12	1bit Left x 2	R/W	0x 00000000
Data 2 (4byte)	XO3IIR a11	1bit Left x 2	R/W	0x 00000000
Data 3 (4byte)	XO3IIR a10	1bit Left x 2	R/W	0x 04000000
Data 4 (4byte)	XO3IIR b12	1bit Left x 2	R/W	0x 00000000
Data 5 (4byte)	XO3IIR b11	1bit Left x 2	R/W	0x 00000000

Command 9	EH	Shift Setting	R/W	Default
Data 1 (2byte)	XO1IIR a22	1bit Left x 2	R/W	0x 0000
Data 2 (2byte)	XO1IIR a21	1bit Left x 2	R/W	0x 0000
Data 3 (2byte)	XO1IIR a20	1bit Left x 2	R/W	0x 4000
Data 4 (2byte)	XO1IIR b22	1bit Left x 2	R/W	0x 0000
Data 5 (2byte)	XO1IIR b21	1bit Left x 2	R/W	0x 0000

Spectrum Analyzer




Figure 40. Spectrum Analyzer Block Diagram

Command CFH		Shift Setting	R/W	Default
Data 1 (4byte)	SAIIR1 a02	1bit Left x 2	R/W	0x 0FFE2D4D
Data 2 (4byte)	SAIIR1 a00	1bit Left x 2	R/W	0x 0001D2B3
Data 3 (4byte)	SAIIR1 b02	1bit Left x 2	R/W	0x 0C009B92
Data 4 (4byte)	SAIIR1 b01	1bit Left x 2	R/W	0x 07FF1150
Data 5 (4byte)	Dummy	-	-	-

Command D0H		Shift Setting	R/W	Default
Data 1 (4byte)	SAIIR2 a02	1bit Left x 2	R/W	0x 0FF51627
Data 2 (4byte)	SAIIR2 a00	1bit Left x 2	R/W	0x 000AE9D9
Data 3 (4byte)	SAIIR2 b02	1bit Left x 2	R/W	0x 0C03A349
Data 4 (4byte)	SAIIR2 b01	1bit Left x 2	R/W	0x 07F72D4D
Data 5 (4byte)	Dummy	-	-	-

Command D1H		Shift Setting	R/W	Default
Data 1 (4byte)	SASIIR a51	-	R/W	0x 00031773
Data 2 (4byte)	SASIIR a50	-	R/W	0x 00031773
Data 3 (4byte)	SASIIR b51	-	R/W	0x 07FBA0B8
Data 4 (4byte)	Dummy	-	-	-
Data 5 (4byte)	Dummy	-	-	-

Command 9	FH	Shift Setting	R/W	Default
Data 1 (2byte)	SAIIR3 a22	1bit Left x 2	R/W	0x FD52
Data 2 (2byte)	SAIIR3 a20	1bit Left x 2	R/W	0x 02AE
Data 3 (2byte)	SAIIR3 b22	1bit Left x 2	R/W	0x C0E5
Data 4 (2byte)	SAIIR3 b21	1bit Left x 2	R/W	0x 79FB
Data 5 (2byte)	Dummy	-	-	-

Command A0H		Shift Setting	R/W	Default
Data 1 (2byte)	SAIIR4 a32	1bit Left x 2	R/W	0x F779
Data 2 (2byte)	SAIIR4 a30	1bit Left x 2	R/W	0x 0887
Data 3 (2byte)	SAIIR4 b32	1bit Left x 2	R/W	0x C2D8
Data 4 (2byte)	SAIIR4 b31	1bit Left x 2	R/W	0x 3449
Data 5 (2byte)	Dummy	-	-	-

Each data level read of spectrum analyzer.

Command 50	H	R/W
Data1 (2byte)	125Hz (default)	RD

Command 51	H	R/W
Data1 (2byte)	500Hz (default)	RD

Command 52	H	R/W
Data1 (2byte)	2kHz (default)	RD

Command 53	H	R/W
Data1 (2byte)	8kHz (default)	RD

Delay Block

(1/fs = 1/44100 = approximately 0.0226ms) = one unit

Command 45	H	Setting Unit	R/W	Default
Data 1 (2byte)	Front L1 out delay time Set range (0x0000~0x031A)	Delay time: 1/fs unit	R/W	0x 0000
Command 46	H	Setting Unit	R/W	Default
Data 1 (2byte)	Front R1 out delay time Set range (0x0000~0x031A)	Delay time: 1/fs unit	R/W	0x 0000
Command 47	H	Setting Unit	R/W	Default
Data 1 (2byte)	Rear L2 out delay time Set range (0x0000~0x031A)	Delay time: 1/fs unit	R/W	0x 0000
Command 48	H	Setting Unit	R/W	Default
Data 1 (2byte)	Rear R2 out delay time Set range (0x0000~0x031A)	Delay time: 1/fs unit	R/W	0x 0000
Command 49	H	Setting Unit	R/W	Default
Data 1 (2byte)	SW L3 out delay time Set range (0x0000~0x031A)	Delay time: 1/fs unit	R/W	0x 0000
Command 4A	H	Setting Unit	R/W	Default
Data 1 (2byte)	SW R3 out delay time Set range (0x0000~0x031A)	Delay time: 1/fs unit	R/W	0x 0000

Command A1H		Shift Setting	R/W	Default
Data 1 (2byte)	Front L Gain Setting Coefficient	1bit Left x2	R/W	0x 4000
Data 1 (2byte)	Front R Gain Setting Coefficient	1bit Left x2	R/W	0x 4000
Data 1 (2byte)	Rear L Gain Setting Coefficient	1bit Left x2	R/W	0x 4000
Data 1 (2byte)	Rear R Gain Setting Coefficient	1bit Left x2	R/W	0x 4000
Data 1 (2byte)	Dummy	-	-	-

Command A2H		Shift Setting	R/W	Default
Data 1 (2byte)	SW L Gain Setting Coefficient	1bit Left x2	R/W	0x 4000
Data 1 (2byte)	SW R Gain Setting Coefficient	1bit Left x2	R/W	0x 4000
Data 1 (2byte)	Dummy	-	-	-
Data 1 (2byte)	Dummy	-	-	-
Data 1 (2byte)	Dummy	-	-	-

Note: All data are R/W.


When the delay time is set over its limit, it will be set to the maximum value.

<Delay Amount Setting Example>

SWSW, RSW and FSW bits in 0FH control input source setting.

Example1. Input1 → L1, L2, L3

Input2 → No data



Example2. Input1 → L2, L3

Input2 → L1




Figure 41. Delay Amount Setting Example

SYSTEM DESIGN

Figure 42 shows system connection diagram. An evaluation board (AKD7601A) is available for fast evaluation as well as suggestions for peripheral circuitry.




Figure 42. System Connection Diagram

- X'tal mode (CLKMODE pin = "L")
- SDTO3, SDTI4 Select Mode (DO21-20 bits = "10", DO11-10 bits = "10")

Note: Do not take current from the REF18 pin.

1. Grounding and Power Supply Decoupling

The AK7601A requires careful attention to power supply and grounding arrangements. AVDD and DVDD are usually supplied from the system's analog supply. If AVDD and DVDD are supplied separately, the power-up sequence is not critical. **VSS1, VSS2, VSS3 and VSS4 of the AK7601A should be connected to the analog ground plane.** System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK7601A as possible, with the small value ceramic capacitor being the nearest.

2. Voltage Reference Inputs

The input voltage to the VREFH pin sets the analog output range. Usually the VREFH pin is connected to the AVDD pin and a 0.1 μ F ceramic capacitor is connected between the AVDD pin and the VSS1 pin. VCOM is a signal ground of this chip (AVDD/2). The electrolytic capacitor around 2.2 μ F attached between the VCOM pin and the VSS1 pin eliminates the effects of high frequency noise. The ceramic capacitor in particular should be connected as close as possible to the pin. No load current may be taken from the VCOM pin. All signals, especially clock, should be kept away from the VREFH pin and the VCOM pin in order to avoid unwanted coupling into the AK7601A.

3. Analog Inputs

The ADC supports single-ended and pseudo-differential inputs. It is biased to VCOM voltage (AVDD/2) internally by 45k Ω (typ). The inputs signal range scales with nominally at 0.65 x VREFH Vpp (typ). The AK7601A can accept input voltage from VSS1 to AVDD. The output code format is 2's complement. Input DC offset is canceled by an integrated high-pass filter.

The AK7601A samples the analog input at 64fs. A digital filter removes the noise over the stopband attenuation level, except for a band of integral multiplication of 64fs. AK7601A has an integrated anti-alias RC filter in order to reduce the noise at 64fs.


4. Analog output

The DAC output is single-ended and output range is 0.65xVREFH Vpp (typ) centered on VCOM. The bias voltage of the external summing circuit is supplied externally. The input data format is two's complement. Positive full-scale output corresponds to 7FFFFFFH (@24bit) input code, Negative full scale is 800000H (@24bit) and VCOM voltage ideally is 000000H (@24bit). The Out-of-Band noise (shaping noise) generated by the internal delta-sigma modulator is attenuated by an integrated switched capacitor filter (SCF) and a continuous time filter (CTF).

DC offsets on analog outputs are eliminated by AC coupling since analog outputs has DC offset of VCOM.

PACKAGE


48pin LQFP(Unit: mm)



■ Materials and Lead Specification

- Package: Epoxy
- Lead frame: Copper
- Lead-finish: Soldering plate (Pb free)

MARKING



- 1) Pin #1 indication
- 2) Date Code: XXXXXXXX(7 digits)
- 3) Marking Code: AK7601AVQ

REVISION HISTORY

Date (YY/MM/DD)	Revision	Reason	Page	Contents
12/07/11 00		First Edition		

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.
When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
- Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components^{Note1)} in any safety, life support, or other hazard related device or system^{Note2)}, and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:
 - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
 - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.