SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M50944-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP.

This single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.


The differences between the M50944-XXXSP and the M50944-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).

FEATURES


• •	LATONEO
•	Number of basic instructions 69
•	Memory size ROM ······12288 bytes
	RAM······ 192 bytes
•	Instruction execution time
	······2µs (minimum instructions at 4MHz frequency)
•	Single power supply $f(X_{IN})=4MHz\cdots\cdots5V\pm10\%$
	f(X _{IN})=1MHz······3~5.5V
•	Power dissipation
	normal operation mode (at 4MHz frequency)
	15mW
	low-speed operation mode (at 32kHz frequency for
	clock function) ······· 0.3mW
•	Subroutine nesting96 levels (Max.)
•	Interrupt10 types, 5 vectors
•	8-bit timer ······ 7 (6 when used as serial I/O)
•	Serial I/O 8-bit×2
•	Devider for serial I/O······1
•	Interrupt request distinguish register 8-bit×2
•	Programmable I/O ports (Ports P3, P4) ······ 16
•	Middle-voltage programmable ports
	(Ports P0, P1, P2)24
•	Input ports (Ports R, IN)12
•	A-D converter 8-bit, 8-channel
•	Two clock generator circuits
	(One is for main clock, the other is for clock function)

APPLICATION

Camera, Office automation equipment, VCR, Tuner, Audio-visual equipment







FUNCTIONS OF M50944-XXXSP

	Parameter		Functions			
Number of basic instruc	tions		69			
Instruction execution tim	ne		2μs (minimum instructions, at 4MHz frequency).			
Clock frequency			4. 2MHz (main clock input), 32kHz (for clock function)			
Memory size	ROM		12288bytes			
Welliory Size	RAM		192bytes			
	P0, P1, P2, P3, P4	1/0	8-bit×5			
Input/Output ports	IN	Input	8-bit×1			
	R	Input	4-bit×1			
Serial I/O			8-bit×2			
Timers			8-bit prescaler × 3+8-bit timer × 4 (3 when serial I/O is used)			
Subroutine nesting			96 levels (max.)			
Interrupt			Four external interrupts, Four timer interrupts (or three timers, one serial I/O)			
Clock generating circuit			Two built-in circuits (ceramic or quartz crystal oscillator).			
Supply voltage			$5V\pm10\%$ (at f(X _{IN})=4MHz), $3.0\sim5.5V$ (at f(X _{IN}) ≤1.0 MHz)			
	At high-speed operation		15mW (at f(X _{IN})=4MHz).			
Power dissipation	At low-speed operation		0.3mW (at $f(X_{CIN})=32kHz$).			
	At stop mode		1μA (at clock stop)			
	Input/Output voltage		5V (ports P3, P4)			
nput/Output	mpan corput voltage		12V (ports P0, P1, P2)			
Characteristics	Output current		10mA (ports P0, P1, P2: middle voltage N-channel open drain output).			
	Odipat current		-5~10mA (ports P3, P4: CMOS tri-state output)			
Memory expansion			Possible			
Operating temperature r	ange		-10~70℃			
Device structure			CMOS silicon gate			
Package	M50944-XXXSP		64-pin shrink plastic molded DIP			
- donago	M50944-XXXFP		64-pin shrink plastic molded QFP			



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{cc} V _{ss}	Supply voltage		Power supply inputs 5V \pm 10% at f(X _{IN})=4MHz and 3.0 \sim 5.5V below f(X _{IN})=1.0MHz to V _{CC} , and 0V to V _{SS} .
CNV _{ss}	CNV _{SS}		This is usually connected to V_{SS} .
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than $2\mu s$ (under normal V_{CC} conditions). If more time is needed for the crystal oscillatior to stabilize, this "L" condition should be maintained for the required time.
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an external
X _{OUT}	Clock output	Output	clock is used, the clock source should be connected the X _{IN} pin and the X _{OUT} pin should be left open.
φ	Timing output	Output	This is the timing output pin.
X _{CIN}	Clock input for clock function	Input	This is the I/O pins of the clock generating circuit for the clock function. To control generating frequency, an external ceramic or quartz crystal oscillator is connected between the X _{CIN} and X _{COUT} pins. If an external clock is used, the clock source should be connected to the X _{CIN} pin and the X _{COUT} pin should be left open.
Хсоит	Clock output for clock function	Output	This clock can be used as a program controlled the system clock.
P0 ₀ ~P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-ch open drain. A pull-up transistor is built-in between the V _{CC} pin and this port.
P1 ₀ ~P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit i/O port and has basically the same functions as port P0.
P2 ₀ ~P2 ₇	I/O port P2	1/0	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.
P3 ₀ ~P3 ₇	i/O port P3	1/0	Port P3 is an 8-bit I/O port with CMOS output. The other functions are basically the same as port P0. P3 ₀ , P3 ₁ , P3 ₂ and P3 ₃ pins are in common with INT ₂ , INT ₁ , CNTR and T respectively. When serial I/O ₁ is used, P3 ₄ , P3 ₅ , P3 ₅ and P3 ₇ work as S _{IN1} , S _{OUT1} , CLK1 and S _{RDY1} pin respectively.
P4 ₀ ~P4 ₇	1/O port P4	1/0	Port P4 is an 8-bit I/O port and has basically the same functions as port P0. P4 ₂ and P4 ₃ pins are in common with INT ₃ and INT ₄ respectively. When serial I/O ₂ is used, P4 ₄ , P4 ₅ , P4 and P4 ₇ work as S _{IN2} , S _{OUT2} , CLK ₂ and S _{RDY2} pin respectively.
R ₀ ~R ₃	Input port R	input	Port R is a 4-bit input port.
IN ₀ ~IN ₇	Analog input port IN	Input	Port IN is the analog input pin to the A-D converter. It also has a dual function and works as a normal input port.
AV _{CC} , AV _{SS} (Note)	Voltage input for A-D		This is the power supply input pin for the A-D conveter.
V _{REF}	Reference voltage input	Input	This is the reference voltage input pin for the A-D conveter.

Note. This pin is for flat package only.




BASIC FUNCTION BLOCKS

MEMORY

A memory map for the M50944-XXXSP is shown in Figure 1. Addresses $\mathsf{D000}_{16}$ to FFFF_{16} are assigned to the built-in ROM area which consists of 12288 bytes. Addresses $\mathsf{FF00}_{16}$ to FFFF_{16} are a special address area (special page). By using the special page addressing mode of the JSR instruction, subroutines addressed on this page can be called with only 2 bytes. Addresses $\mathsf{FFF4}_{16}$ to FFFF_{16} are vector addresses used for the reset and interrupts (See interrupt

chapter). Addresses 0000_{16} to $00FF_{16}$ are the zero page address area. By using the zero page addressing mode, this area can also be accessed with 2 bytes. The use of these addressing methods will greatly reduce the object size required.

The RAM, I/O port, timer, etc. addresses are already assigned for the zero page. Addresses 0000_{16} to $00BF_{16}$ are assigned for the built-in RAM which consists of 192 bytes of static RAM. This RAM is used as the stack during subroutine calls and interrupts, in addition to data storage.



Flg.1 Memory map



CENTRAL PROCESSING UNIT (CPU)

The CPU consists of 6 registers and is shown in Figure 2.

ACCUMULATOR (A)

The 8-bit accumulator (A) is the main register of the microcomputer. Data operations such as data transfer, input/output, etc., is executed mainly through the accumulator.

INDEX REGISTER X (X)

The index register X is an 8-bit register. In the index register X addressing mode, the value of the OPERAND added to the contents of the index register X specifies the real address. When the T flag in the processor status register is set to "1", the index register X itself becomes the address for the second OPERAND.

INDEX REGSITER Y (Y)

The index register Y is an 8-bit register. In the index register Y addressing mode, the value of the OPERAND added to the contents of the index register Y specifies the real address.




Fig.2 Register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

The stack pointer is an 8-bit register that contains the address of the next location in the stack. It is mainly used during interrupts and subroutine calls. The stack pointer is not automatically initialized after reset and should be initialized by the program using the TXS instruction.

When an interrupt occurs, the higher 8 bits of the program counter is pushed into the stack first, the stack pointer is decremented, and then the lower 8 bits of the program counter is pushed into the stack. Next the contents of the processor status register is pushed into the stack. When the return from interrupt instruction (RTI) is executed, the program counter and processor status register data is popped off the stack in reverse order from above.

The accumulator is never pushed into the stack automatically, so a Push Accumulator instruction (PHA) is provided to execute this function. Restoring the accumulator to its previous value is accomplished by the Pop Accumulator instruction (PLA). It is executed in the reverse order of the PHA instruction.

The contents of the Processor Status Register (PS) are pushed and popped to and from the stack with the PHP and PLP instructions, respectively.

During a subroutine call, only the program counter is pushed into the stack. Therefore, any registers that should not be destroyed should be pushed into the stack manually. To return from a subroutine call, the RTS instruction is used.

PROGRAM COUNTER (PC)

The 16-bit program counter consists of two 8-bit registers PC_H and PC_L. The program counter is used to indicate the address of the next instruction to be executed.

PROCESSOR STATUS REGISTER (PS)

The 8-bit PS is composed entirely of flags used to indicate the condition of the processor immediately after an operation. Branch operations can be performed by testing the Carry flag (C), Zero flag (Z), Overflow flag (V) or the Negative flag (N). Each bit of the register is explained below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the Arithmetic Logic Unit (ALU) immediately after an operation. It is also changed by the shift and rotate instructions. The set carry (SEC) and clear carry (CLC) instructions allow direct access for setting and clearing this flag.

2. Zero flag (Z)

This flag is used to indicate if the immediate operation generated a zero result or not. If the result is zero, the zero flag will be set to "0". If the result is not zero, the zero flag will be set to "1".

3. Interrupt disable flag (1)

This flag is used to disable all interrupts. This is accomplished by setting the flag to "1". When an interrupt is accepted, this flag is automatically set to "1" to prevent from other interrupts until the current interrupt is completed. The SEI and CLI instructions are used to set and clear this flag, respectively.

4. Decimal mode flag (D)

The decimal mode flag is used to define whether addition and subtraction are executed in binary or decimal. If the decimal mode flag is set to "1", the operations are executed in decimal, if the flag is "0", the operations are executed in binary. Decimal correction is automatically executed. The SED and CLD instructions are used to set and clear this flag, respectively.

5. Break flag (B)

When the BRK instruction is executed, the same operations are performed as in an interrupt. The address of the interrupt vector of the BRK instruction is the same as that of the lowest priority interrupt. The contents of the B flag can be checked to determine which condition caused the interrupt. If the BRK instruction caused the interrupt, the B flag will be "1", otherwise it will be "0".

6. Index X mode flag (T)

When the T flag is "1", operations between memories are executed directly without passing through the accumulator. Operations between memories involving the accumulator are executed when the T flag is "0" (i.e., operation results between memories 1 and 2 are stored in the accumulator). The address of memory 1 is specified by the contents of the index register X, and that of memory 2 is specified by the normal addressing mode. The SET and CLT instructions are used to set and clear the T flag, respectively.

7. Overflow flag (V)

The overflow flag functions when one byte is added or subtracted as a signed binary number. When the result exceeds +127 or -128, the overflow flag is set to "1". When the BIT instruction is executed, bit 6 of the memory location is input to the V flag. The overflow flag is reset by the CLV instruction and there is no set instruction.

8. Negative flag (N)

The negative flag is set whenever the result of a data transfer or operation is negative (bit 7 is "1"). Whenever the BIT instruction is executed, bit 7 of the memory location is input to the N flag. There are no instructions for directly setting or resetting the N flag.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

INTERRUPT

The M50944-XXXSP can be interrupted from ten sources; INT₁ or timer 1, timer 2 or serial I/O₁, INT₂ or timer 3, INT₃ or timer 4, $\overline{\text{INT}_{4}}$ or A-D or BRK instruction. The value of bit 2 of the serial I/O₁ mode register (address 00F6₁₆) determines whether the interrupt is from timer 2 or from serial 1/O1. When bit 2 is "1" the interrupt is from serial I/O1, and when bit 2 is "0" the interrupt is from timer 2. Also, when bit 2 is "1", parts of port 3 are used for serial I/O1. Bit 7 and bit 5 of the interrupt request distinguish regisrer 1 (address 00F1₁₆) distinguish whether the interrupt request is from INT, pin or timer 1. When bit 7 is "1", the interrupt is requested from INT, pin and bit 5 is "1", the interrupt is requested from timer 1. Bit 3 and bit 1 of the interrupt request distinguish register 1 (address 00F116) distinguish whether the interrupt request is from INT1 pin or timer 1. When bit 3 is "1", the interrupt is requested from INT2 pin and bit 1 is "1", the interrupt is requested from timer 3. Also, bit 7 and bit 5 or bit 3 and bit 1 of the interrupt request distinguish register 2 distinguish whether the interrupt request is from $\overline{\text{INT}_3}$ pin or timer 4 and $\overline{\text{INT}_4}$ or A-D, respectively.

These interrupts are vectored and their priorities are shown in Table 1. Reset is included in this table since it has the same function as an interrupt. When an interrupt is accepted, the contents of certain registers are pushed into specified locations, as discussed in the stack pointer section, and the interrupt disable flag (1) is set, and the program jumps to the address specified by the interrupt vector, and the interrupt request bit is cleared automatically. The reset interrupt is the highest priority interrupt and can never be inhibited. Except for the reset interrupt, all interrupts are inhibited when the interrupt disable flag is set to "1". All of the other interrupts can further be controlled individually via the interrupt control register shown in Figure 3. An interrupt is accepted when the interrupt enable bit and the interrupt request bit are both "1" and the interrupt disable flag is "0". The interrupt request bits are set when the following conditions occur:




Fig. 3 Interrupt control

- (1) When the level of INT₁, INT₂, INT₃ or INT₄ pin changed
- (2) When the contents of timer 1, timer 2 (or the serial I/O₁ counter), or timer 4 goes to "0"

When the two interrupt requests, which are the same priority, are at the same sampling, the priority process is processed by interrupt request distinguish register 1 and 2.

These request bits can be reset by a program but can not be set. Since the BRK instruction interrupt and the A-D interrupt have the same vectored address, the contents of the B flag must be checked to determine if the BRK instruction caused the interrupt or if A-D generated the interrupt.

Table 1. Interrupt vector address and priority

Interrupt	Priority	Vector address
RESET	1	FFFF ₁₆ , FFFE ₁₆
INT ₁ or timer 1	2	FFFD ₁₆ , FFFC ₁₆
Timer 2 or serial I/O ₁	3	FFFB ₁₆ , FFFA ₁₆
INT ₂ or timer 3	4	FFF9 ₁₆ , FFF8 ₁₆
INT ₃ or timer 4	5	FFF7 ₁₆ , FFF6 ₁₆
INT ₄ or A-D(BRK)	6	FFF5 ₁₆ , FFF4 ₁₆




Fig. 4 Structure of timer control register

TIMER

The M50944-XXXSP has seven timers; timer 1, 2 prescaler, timer 1, timer 2, timer 3 prescaler, timer 3, timer 4 prescaler and timer 4. Interrupt from timer 2 cannot be used at using serial I/O (see serial I/O section).

A block diagram of timer 1 through 3 and timer 4 is shown in Figure 5 and Figure 6 respectively. The count source for timer 3 prescaler and timer 4 prescaler can be selected by using bit 2 and 3 of the timer control register (addres 00FF₁₆), as shown in Figure 4.

All of the timers are down count timers and have 8-bit latches. When a timer reaches "0" and the next count pulse is input to a timer, the contents of the reload latch are loaded into the timer. The division ratio of the timer is 1/(n+1), where n is the contents of timer latch.

Each timer has interrupt generating functions. The timer interrupt request bits (in the interrupt request distinguish register 1, the interrupt request distinguish register 2, the interrupt control register and the timer control register) is set at the next count pulse after the timer reaches "0". The interrupt distinguish register 1 and 2 are located at addresses 00F1₁₆ and 00F2₁₆ respectively.

The starting and stopping of timer 3 prescaler is controlled by bit 5 of the timer control register. If the corresponding bit is "0", the timer starts counting, when the corresponding bit is "1", the timer stops.

After a STP instruction is executed, timer 3 prescaler, timer 3, and the clock (ϕ divided by 4) are connected in series (regardless of the status of bit 2 of the timer control register). This state is canceled if timer 3 interrupt request bit is set to "1", or if the system is reset, and it becomes a former count source decided with bit 2 of the timer control register. Before the STP instruction is executed, bit 5 of the timer control register must be set to "0", bit 0 of the interrupt request distinguish register 1 must be set to "1", bit 1 of the interrupt request distinguish register 1 must be set to "0" and bit 5 of the interrupt control register must be set to "0". For more details on the STP instruction, refer to the oscillation circuit section.







Fig. 5 Block diagram of timer 1 through timer 3





Flg. 6 Block diagram of timer 4

SERIAL I/O1

A block diagram of the serial I/O₁ is shown in Figure 7. In the serial I/O₁ mode, the receive ready signal (S_{RDY1}) , synchronous input/output clock (CLK_1) , and the serial I/O₁ $(S_{OUT1},\ S_{IN1})$ pins are used as P3₇, P3₆, P3₅, and P3₄, respectively.

The serial I/O₁ mode register (address $00F6_{16}$) is an 8-bit register. Bits 1 and 0 of this register are used to select a synchronous clock source. When these bits are [00] or [01], an external clock from P3₆ is selected. When these bits are [10], the overflow signal (from timer 2) divided by two becomes the synchronous clock. Therefore, changing the

timer period will change the transfer speed. When the bits are [11], the internal clock ϕ divided by 4 becomes the

Bits 2 and 3 decide whether parts of P3 will be used as a serial I/O or not. When bit 2 is "1", P3 $_6$ becomes an I/O pin of the synchronous clock. When an internal synchronous is selected, the clock is output from P3 $_6$. If an external synchronous clock is selected, the clock is input to P3 $_6$. And P3 $_5$ will be a serial output and P3 $_4$ will be a serial input. To use P3 $_4$ as a serial input, set the directional register bit which corresponds to P3 $_4$ to "0". For more information on the directional register, refer to the I/O pin section.




Fig. 7 Block diagram of serial I/O

To use the serial I/O_1 , bit 2 needs to be set to "1", if it is "0" $P3_6$ will function as a normal I/O. Interrupts will be generated from the serial I/O_1 counter instead of timer 1. Bit 3 determines if $P3_7$ is used as an output pin for the receive data ready signal (bit 3 = "1", $\overline{S_{ROY1}}$) or used as a normal I/O pin (bit 3 = "0").

The function of the serial I/O_1 differs depending on the clock source; external clock or internal clock.

Internal Clock — The S_{RDY1} signal becomes "H" during transmission or while dummy data is stored in the serial I/O_1 register. After the falling edge of the write signal, the S_{RDY1} signal becomes low signaling that the M50944-XXXSP is ready to receive the external serial data. The \overline{S}_{RDY1} signal goes "H" at the next falling edge of the transfer clock. The serial I/O_1 counter is set to 7 when data is stored in the serial I/O_1 register. At each falling edge of the transfer clock,

serial data is output to $P3_5$. During the rising edge of this clock, data can be input from $P3_4$ and the data in the serial I/O_1 register will be shifted 1 bit. Data is output starting with the LSB. After the transfter clock has counted 8 times, the serial I/O_1 register will be empty and the transfter clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock—If an external clock is used, the interrupt request will be set after the transfter clock has counted 8 times but the transfter clock will not stop. Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250kHz at a duty cycle of 50%.

Timing diagrams are shown in Figure 8, and connections between two M50944-XXXSPs' are shown in Figure 9.




Fig. 8 Serial I/O₁ timing






Fig. 9 Example of serial I/O₁ connection




Fig. 10 Structure of serial I/O₁ mode register



SERIAL I/O₂

A block diagram of the serial I/O₂ is shown in Figure 11. In the serial I/O₂ mode the receive ready signal $(\overline{S_{RDY2}})$, synchronous input /output clock (CLK₂), and the serial I/O₂ pins (S_{OUT2}, S_{IN2}) are used as P4₇, P4₆, P4₅, and P4₄, respectively.

The serial I/O_2 mode register (address $00F4_{16}$) is an 8-bit register. Bits 1 and 0 of this register is used to select a synchronous clock source.

When these bits are [00] or [01], an external clock from P4₆ is selected. When these bits are [10], the overflow signal from timer 4, divided by two, becomes the synchronous

clock. Therefore, changing the timer period will change the transfer speed. When the bits are [11], the timing ϕ divided by 4, becomes the clock.

Bit 2 and 3 decide whether parts of P4 will be used as a serial I/O_2 or not. When bit 2 is a "1", P46 becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P46. If an external synchronous clock is selected, the clock is input to P46 and P45 will be a serial output and P44 will be a serial input. To use P44 as a serial input, set the directional register bit which corresponds to P44 to "0". For more information on the directional register, refer to the I/O pin section.




Fig. 11 Block diagram of serial I/O₂

To use the serial I/O_2 , bit 2 needs to be set to "1", if it is "0" P4 $_6$ will function as a normal I/O. Bit 3 determines if P4 $_7$ is used as an output pin for the receive data ready signal (bit 3=1, $\overline{S_{RDY2}}$) or used as normal I/O pin (bit 3=0). The serial I/O_2 function is discussed below. The function of the serial I/O_2 differs depending on the clock source; external clock or internal clock.

Internal clock—The \overline{S}_{RDY2} signal becomes "H" during transmission or while dummy data is stored in the serial I/O₂ register (address 00F5₁₆). After the falling edge of the write signal, the \overline{S}_{RDY2} signal becomes low signaling that the M50944-XXXSP is ready to receive the external serial data. The \overline{S}_{RDY2} signal goes "H" at the next falling edge of the transfer clock. The serial I/O₂ counter is set to 7 when data is stored in the serial I/O₂ register. At each falling

edge of the transfer clock, serial data is output to P4₅. During the rising edge of this clock, data can be input from P4₄ and the data in the serial I/O_2 register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O_2 register will be empty and the transfer clock will remain at a high level. At this time the serial I/O_2 end bit will be set.

External clock—If an external clock is used, the interrupt request will be sent after the transfer clock has counted 8 times but transfer clock will not stop.

Due to this reason, the external clock must be controlled from the outside. The external clock should not exceed 250 kHz at a duty cycle of 50%. The timing diagram is shown in Figure 12.




Fig. 12 Serial I/O₂ timing

A block diagram of clock divider for serial I/O_2 is shown in Figure 13. Bit 2, 1 and 0 of the serial I/O_2 clock selection register (address $00F8_{16}$) determine the dividing ratio of the serial I/O_2 clock. When these bits are [0XX], the timing ϕ divided by 4 is selected. When these bits are [100],

[101], [110] and [111], the timing ϕ divided by 8, 16, 32 and 64 are selected respectively.

To use the clock divider for serial I/O_2 , both bit 1 and bit 0 of the serial I/O_2 mode register (address $00F4_{16}$) need to be set to "1".




Fig. 13 Clock divider for serial I/O₂




Fig. 14 Structure of serial I/O₂ mode register




Fig. 15 Structure of serial I/O₂ clock selection register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER

The A-D converter circuit is shown in Figure 17. The analog input ports of the A-D converter $(1N_0 \sim 1N_7)$ are in common with the input ports of the data bus.

The 6-bit A-D control register is located at address 00F3₁₆. One of the eight analog inputs is selected by bits 0, 1 and 2 of this register.

A-D conversion is accomplished by first selecting the analog channel (bit 0, 1 and 2) to be converted. The conversion is started when dummy data is written into address 00EF₁₆. When the conversion is finished, an interrupt is generated by the A-D and the digital data can be read from the A-D register (address 00EF₁₆). The end of the conversion is determined by either the A-D conversion end bit (bit 5 of the A-D control regiser) or an A-D interrupt request bit.

The A-D conversion can also be programmed for high or low speed conversions. This is accomplished by using the A-D conversion speed switch bit (bit 4 of the A-D control register). For more information on the electrical characteristics of the high and low speed conversions, refer to the electrical characteristics section.

Port IN can also be used as an input port by reading data into address $00EC_{16}$. However, this cannot be done during A-D conversions.

The A-D control register is shown in Figure 16.




Fig. 16 Structure of A-D control register




Fig. 17 A-D conversion circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The M50944-XXXSP is reset according to the sequence shown in Figure 20. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFE₁₆ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for more than $2\mu s$ while the power voltage is in the recom-

Address (1) Port P0 directional register (D0) (E116) ··· 0016 (2) Port P1 directional register (D1) (E3₁₆) ... 0016 (3) Port P2 directional register (D2) (E5₁₆) ... 0016 (4) Port P3 directional register (D3) (E916) ... 0016 (5) Port P4 directional register (D4) (EB₁₆)... 0016 (6) Serial I/O₁ mode register (S₁M)(F6₁₆) ... * 0 0 0 0 0 0 (7) Serial I/O₂ mode register (S₂M)(F4₁₆)... 0 0 0 0 0 0 $(F6_{16})$ (8) Serial I/O2 clock selection 0 0 0 0 0 register 1 0 0 0 0 (9) A-D control register $(F3_{16})$ (10)Interrupt request 0016 (IF1)(F1₁₆) distinguish register 1 Interrupt request (11) (IF2)(F2₁₆) ·· 00_{16} distinguish register 2 0016 (IM)(FF₁₆)... (12)Interrupt control register (13) (TM)(FE₁₆)... Timer control register 0016 (14)Interrupt disable flag for (PS) ··· processor status register Contents of (15) (PC_H) ··· Program counter address FFFF16 Contents of address FFFE₁₆ (PCL) .. Since the contents both registers other than those listed above (inclouding timer 1, timer 2, timer 3, and the serial I/O register) and the RAM are undefined at reset, it is necessary to set initial values Note: * means mask option

mended operating condition and the crystal oscillator oscillation is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 18. An example of the reset circuit is shown in Figure 19. When the power on reset is used, the $\overline{\text{RESET}}$ pin must be held "L" until the oscillation of $X_{\text{IN}}\text{-}X_{\text{OUT}}$ becomes stable.





Fig. 19 Example of reset circuit






Fig. 20 Timing diagram at reset



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS

(1) Port P0

Port P0 is an 8-bit output port with N-channel open drain and high voltage output. Each pin has a pull-up transistor option. As shown in the memory map (Figure 1), port P0 can be accessed at zero page memory address $00E0_{16}$.

Port P0 has a directional register (address $00E1_{16}$) which can be used to program each individual bit as input ("0") or as output ("1"). If the pins are programmed as output, the output data is latched to the port register and then output. When data is read from the output port the output pin level is not read, only the latched data in the port register is read. This allows a previously output value to be read correctly even though the output voltage level is shifted up or down. Pins set as input are in the high impedance state and the signal levels can thus be read. When data is written into the input port, the data is latched only to the output register and the pin still remains in the high impedance state.

Depending on the status of the processor status register (bit 0 and bit 1 of address $00FF_{16}$), four different modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and eva-chip mode. These modes (excluding single-chip mode) have a multiplexed address output function in addition to the I/O function. For more details, see the processor mode section.

(2) Port P1

In the single-chip mode, port P1 has the same function as P0. In the other modes, P1's functions are slightly different from P0's. For more details, see the processor mode section.

(3) Port P2

In the single-chip mode, port P2 has the same function as P0. In the other modes, P2's functions are slightly different from P0's. For more details, see the processor mode section.

(4) Port P3

Port P3 is an 8-bit I/O port having CMOS output. Each pin is shared with serial I/O₁, timer overflow and external interrupt input functions. These functions remain the same even if the device is used in other modes.

(5) Port P4

Port P4 is an 8-bit I/O port with CMOS outputs. Each pin is shared with serial I/O₂, and external interrupt input functions. During all modes except single-chip mode, P4₁ and P4₀ function as both SYNC and R/\overline{W} outputs as well as I/O ports (see processor mode section).

(6) Port R

Port R is a 4-bit input port.

(7) Port IN

Port IN is an 8-bit input port to the A-D converter. It can also be used as an input port by reading the input data into address $00EC_{16}$. However, this port cannot be read during A-D conversion.

(8) Clock ø output pin

This is the timing output pin. When selected the main clock $(X_{\text{IN}}-X_{\text{OUT}})$ as the internal system clock, the clock frequency divided by four is outputed. However, when selected the clock for clock function $(X_{\text{CIN}}-X_{\text{COUT}})$, the clock frequency divided by two is outputed.






Fig. 21 Block diagram of port P0~P4 and port R (single-chip mode)

PROCESSOR MODE

By changing the contents of the processor mode bit (bit 0 and 1 of address $00FF_{16}$), four different operation modes can be selected; single-chip mode, memory expanding mode, microprocessor mode and evaluation chip (evachip) mode. In the memory expanding mode, microprocessor mode and eva-chip mode, $P0 \sim P2$ and P4 can be used as multiplexed I/O for address, data and control signals, as well as the normal functions of the I/O ports. Figure 23 shows the functions of ports $P0 \sim P2$, and P4 corresponding to each mode.

The memory map of the single-chip mode is illustrated in Figure 1, and the other modes are shown in Figure 22. By connecting the CNV_{SS} to V_{SS} , all four modes can be selected through software by changing the processor mode regsiter. Connecting CNV_{SS} to V_{CC} automatically forces the microcomputer into microprocessor mode. Supplying 10V to CNV_{SS} places the microcomputer in the eva-chip mode. The four different modes are explained as follows:




Fig. 22 External memory area in processor mode

(1) Single-chip mode (00)

The microcomputer will automatically be in the single-chip mode when started from reset, if CNV_{SS} is connected to V_{SS} . Ports $P0 \sim P4$ will work as original I/O ports.

(2) Memory expanding mode (01)

The microcomputer will be placed in the memory expanding mode when CNV_{SS} is connected to V_{SS} and the processor mode bits are set to "01". This mode is used to add external memory when the internal memory is not sufficient.

The lower 8 bits of address data for port P0 is output when ϕ goes to the "H" state. When ϕ goes to the "L"

state, P0 retains its original I/O functions.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Port P1's higher 8 bits of address data are output when ϕ goes "H" state and as it changes back to the "L" state it retains its original I/O functions.

Port P2 retains its original output functions while ϕ is at the "H" state, and works as a data bus of $D_7 \sim D_0$ (including instruction code) while at the "L" state.

Pins P4₁ and P4₀ output the SYNC and R/W control signals, respectively while ϕ is in the "H" state.

When in the "L" state, $P4_1$ and $P4_0$ retain their original I/O functions.

The R/W output is used to read/write from/to the outside. When this pin is in the "H" state, the CPU reads data, and when in the "L" state, the CPU writes data.

The SYNC is a synchronous signal which goes "H" state when it fetches the OP code.

(3) Microprocessor mode (10)

After connecting CNV_{SS} to V_{CC} and initiating a reset, the microcomputer will automatically default to this mode. The relationship between the input level of CNV_{SS} and the processor mode is shown in Table 2. In this mode, port P0 and P1 are used as the system address bus and the original function of the I/O pin is lost. Port P2 becomes the data bus $(D_7 \sim D_0)$ and loses its normal I/O functions. Port P4₁ and P4₀ become the SYNC and R/W pins respectively and the normal I/O functions are lost.

(4) Eva-chip mode [11]

When 10V is supplied to the CNV_{SS} pin, the microcomputer is forced into the eva-chip mode. This mode has almost the same function as the memory expanding mode except that it needs all its programs to come from the outside (including ROM programs). The main purpose of this mode is to evaluate ROM programs prior to masking them into the microcomputer's internal ROM.






Fig. 23 Processor mode and functions of ports P0~P2, P4

Table 2. Relationship between CNV_{SS} pin input level and processor mode

CNVss	Mode	Explanation
V _{ss}	Single-chip mode Memory expanding mode Eva-chip mode Microprocessor mode	The single-chip mode is set by the reset. All modes can be selected by changing the processor mode bit with the program.
V _{cc}	Eva-chip mode Microprocessor mode	The microprocessor mode is set by the reset. Eva-chip mode can be also selected by changing the processor mode bit with the program.
10 V	Eva-chip mode	Eva-chip mode only.



CLOCK GENERATING CIRCUIT

The M50944-XXXSP has two internal clock generating circuit. Figure 26 shows a block diagram of the clock generating circuit. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by four is used as the internal clock (timing output) ϕ . Bit 7 of serial I/O₁ mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$.

Figure 24 shows a circuit example using a ceramic (or crystal) oscillator. Use the manufacture's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input from the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. A circuit example is shown in Figure 25. The M50944-XXXSP has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both X_{IN} clock and X_{CIN} clock) stops with the internal clock ϕ held at "H" level. In this case, $\phi/4$ is selected as timer 3 prescaler input. Before executing the STP instruction, appropriate values must be set in timer 3 prescaler and timer 3 to enable the oscillator to stabilize when restarting oscillation. And the timer 3 count stop bit must be set to supply ("0"), timer 3 interrupt enable bit must be set to enable ("1"), and timer 3 interrupt request bit must be set to no request ("0"), INT2 or timer 3 interrupt enable bit must be set to disable ("0") and INT2 or timer 3 interrupt request bit must be set to no request ("0").

Oscillation is restarted (release the stop mode) when INT₁, INT₂, $\overline{\text{INT}_3}$, $\overline{\text{INT}_4}$, or serial I/O₁ interrupt is received. The interrupt enable bit of the interrupt used to release the stop mode must be set to "1". When restarting oscillation with an interrupt, the internal clock ϕ is held "H" until timer 3 overflows and is not supplied to the CPU. When oscillation is restarted by reset, "L" level must be kept to the RESET pin until the oscillation stabilizes because no wait time is generated.

The microcomputer enters a wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer is reset or when it receives an interrupt. Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode must be set to "1" before executing the WIT instruction.

Low power dissipation operation is also achieved when the X_{IN} clock is stopped and the internal clock ϕ is generated from the X_{CIN} clock (120 μ A max. at $f(X_{\text{CIN}})=32\text{kHz})$. X_{IN} clock oscillation is stopped when the bit 6 of serial I/O_2 mode register (address 00F6₁₆) is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. An "L" level must be kept to the RESET pin until the oscillation stabilizes when resetting while the X_{IN} clock is

stopped. Figure 27 shows the transition of states for the system clock.




Fig. 24 External ceramic resonator circuit




Fig. 25 External clock input circuit






Fig. 26 Block diagram of clock generating circuit






Fig.27 Transition of states for the system clock



M50944-XXXSP/FP

≪An example of flow for system>

Normal operation	(1) When CLK option "0" Power on reset Clock X and Clock for clock function X _C oscillation Internal system clock start (X → 1/4→ φ) Program start from RESET vector Normal program ← Operation at 4 MHz	(2) When CLK option "1" Power on reset Clock for clock function X_C oscillation Internal system clock start $(X_C \rightarrow 1/2 \rightarrow \phi)$ Program start from RESET vector Normal program \leftarrow Operation at 32.768kHz
Operation on the clock function only	Internal clock ϕ source switching X(4 MHz) \rightarrow X _{CLK} (32.76 Clock X halt (X _C in operation)(S ₁ M ₆ =1) Internal clock halt (WIT instruction) Timer 1 (clock count) overflow Internal clock operation start (WIT instruction) Clock processing routine Clock processing routine	
Return from clock function {	Internal clock halt (WIT instruction) INT₁ or timer 1, timer 2 or serial I/O₁, INT₂ or timer 3 IN Internal clock operation start (WIT instruction released) Program start from interrupt vector Clock X oscillation start (S₁M ₆ = 0) Oscillation rise time routine (software) Internal clock ≠ souce switching (X _C →X)(S₁M ₇ : 1→0) Normal program ←Operating at 4MHz	Operating at 32. 768kHz
R A M backup function	STP instruction preparation (pushing registers Timer 3 interrupt disable (IF1 ₀ =1, IM ₄ =0), T Timer 3 count stop bit resetting (TM ₅ = 0) Clock X and clock function X _C halt (STP instru	Timer 3 interrupt no request (IF1 ₁ =0, IM ₅ =0)
Return from R A M backup function	Interrupts from INT ₁ , INT ₂ , INT ₃ , INT ₄ or serial I/O ₁ Clock X and clock for clock function X _C oscillation start Timer 3 overflow (X/16 or X _C /8→timer 3 prescaler→time (Automatically connected by the hardware) Internal system clock start (X/4 or X _C /2→¢) Program start from interrupt vector Normal program ∫	r3)



PROGRAMING NOTES

- (1) The frequency ratio of the timer is $1/(n+1) \cdot (n=0 \sim 255)$
- (2) When the timer 1, timer 2, timer 3 or timer 4 is input the clock except φ/4 or it divided by timer, read the contents of these timers either while the input of these timers are not changing or after counting of timers are stopped.
- (3) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (4) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as a NOP) is needed before the SEC, CLC, or CLD intructions are executed.
- (5) A NOP instruction must be used after the execution of a PLP instruction.
- (6) Notes on serial I/O₁
- Set "0" in the serial I/O₁ interrupt enable bit (bit 6 of address 00FF₁₆) before setting the serial I/O₁ mode.
- ② Insert at least one instruction and set "0" in the serial I/O interrupt request bit (bit 7 of address 00FF₁₆) after setting the serial I/O₁ mode.
- 3 Set "1" in the serial I/O₁ interrupt enable bit after the operation described in ②.
- (7) The timer 3 prescaler and the timer 3 must be set the necessary value immediately before the execution of a STP instruction.
- (8) The V_{REF} pin must be kept open or connected to V_{SS} at the low power dissipation mode.
- (9) Use the LDA (immidiate, T = 1) instruction to modify the interrupt request distinguish register. SEB and CLB instructions can be used only when interrupts in the register are not generated at executing these instructions.
- (10) Do not write any data into an address where no register nor port is assigned.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3 sets

Write the following option on the mask ROM cofirmation form

- · Port P0 pull-up transistor bit
- · Port P1 pull-up transistor bit
- Port P2 pull-up transistor bit
- · Port P3 pull-up transistor bit
- Port P4 pull-up transistor bit
- Clock source option at reset
- STP instruction



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		−0.3~7	V
V _i	Input voltage CNV _{SS} , P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇		-0.3~13	V
V ₁	Input voltage R ₀ ~R ₃ , X _{IN} , X _{CIN} , RESET	With respect to V _{SS}	−0.3~7	V
V,	Input voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , IN ₀ ~IN ₇ , V _{REF}	Output Transistors are at "OFF" state.	-0.3~V _{cc} +0.3	V
Vo	Output voltage P3 ₀ ~P3 ₇ ,P4 ₀ ~P4 ₇ , X _{COUT} , X _{OUT} , ϕ		-0.3~V _{cc} +0.3	V
Vo	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇		-0.3~13	V
Pd	Power Dissipation	T _a =25℃	1000(Note 1)	mW
Topr	Operating Temperature		-10~70	°C
Tstg	Storage Temperature		-40~125	°C

Note 1. 600mW for QFP type.

RECOMMEND OPERATING CONDITIONS

 $(v_{cc}=5 V\pm 10\%, T_a=-10\sim 70\%, unless otherwise noted)$

	Parameter			l last			
Symbol	Para	ameter		Min.	Тур.	Max.	Unit
		f(X _{IN})=4MHz		4. 5	5	5.5	
V _{CC}	Supply voltage	$f(X_{IN}) \le 1 MHz$		3	5	5. 5	V
V _{SS}	Supply voltage				0		٧
V _{IH}	"H" input voltage P3 ₀ ~P3 ₇ ,	P40~P47, IN0~IN	,CNV _{SS}	0.8V _{CC}		Vcc	V
V _{IH}	"H" input voltage R ₀ ~R ₃			0.4V _{CC}		V _{cc}	V
V _{IH}	"H" input voltage RESET, X	IN, XCIN		0.8V _{CC}		Vcc	V
V _{tH}	"H" input voltage P0 ₀ ~P0 ₇ ,	P1 ₀ ~P1 ₇ , P2 ₀ ~P2	?7	0.8V _{CC}		12	V
"L" input voltage P0 ₀ ~P0		P1 ₀ ~P1 ₇ , P2 ₀ ~P2	71	0		0. 2V _{CC}	V
VIL	P3₀~P3₁,	P40~P47, IN0~IN7	, CNV _{SS}	U		0.2VCC	. •
VIL	"L" input voltage R ₀ ~R ₃			0		0.12V _{CC}	
V _{1L}	"L" input voltage RESET			0		0.12V _{cc}	V
VIL	"L" input voltage X _{IN} , X _{CIN}			0		0.16V _{cc}	.V
loL(sum)	"L" sum output current P00~	-P0 ₇ , P1 ₀ ~P1 ₇ , P2	.₀~P2₁			60	mA
loн(sum)	"H" sum output current P30~	~P3 ₇ , P4 ₀ ~P4 ₇				-30	mA
loL(sum)	"L" sum output current P30~	-P3 ₇ , P4 ₀ ~P4 ₇				60	mA
loL(peak)	"L" peak output current P00	~P0 ₇ , P1 ₀ ~P1 ₇ , P	2 ₀ ~P2 ₇			20	mA
lon(peak)	"H" peak output current P3 ₀	~P3 ₇ , P4 ₀ ~P4 ₇				-10	mA
l _{OL} (peak)	"L" peak output current P30	~P3 ₇ , P4 ₀ ~P4 ₇				20	mA
I _{OL} (avg)	"L" average output current f	P0 ₀ ~P0 ₇ , P1 ₀ ~P1	7, P2 ₀ ~P2 ₇			10	mA
I _{OH} (avg)	"H" average output current	P3 ₀ ~P3 ₇ , P4 ₀ ~P4	7			5	mA
I _{OL} (avg)	"L" average output current F	P3 ₀ ~P3 ₇ , P4 ₀ ~P4	7			10	mA
4(V)	Clock oscillating fraguency	V	cc=5V			4.3	MHz
f(X _{IN})	Clock oscillating frequency	V	cc=3V			1.1	IVITIZ
4(V)	Clock oscillating frequency	V	cc=5V			500	kHz
f(X _{CIN})	for clock function	V	cc=3V			300	KITZ

Note 1. The maximum "H" input voltage for CNVss is +12V.

- 2. The duty cycle for these oscillation frequency is 50%.
- 3. When the low speed mode is used, the clock input oscillation frequency for the timer must satisfy the following expression : $f(X_{CIN}) < f(X_{IN})/3$
- 4. The avarage output current $l_{OH(avg)}$ and $l_{OL(avg)}$ are the average value during a 100ms cycle. 5. $f(X_{CIN})$ must be less than 50kHz when the external clock is to be used.



$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \quad (v_{cc} = 5 \text{ V} \pm 10\%, \ v_{ss} = 0 \text{ V}, \ \tau_a = 25 \text{°C}, \ f(x_{\text{IN}}) = 4 \text{ MHz}, \ unless otherwise noted})$

	D	Tost co	nditions		Limits		Unit
Symbol	Parameter	7631 00		Min.	Тур.	Max.	
.,	"H" output voltage P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	$V_{CC}=5V$, $I_{OH}=-5mA$		3			V
/ он	H output voitage F36-7-57, F46-7-47	V _{CC} =3V, I _{OH} =-1.5m	Α	2	ļ		
		V _{CC} =5V, I _{OH} =-2.5m	Α	3			V
/он	"H" output voltage ø	V _{CC} =3V, I _{OH} =-0.8mA		2			
	"L" output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ ,	$V_{CC}=5V$, $I_{OL}=10mA$				2	V
∕ o∟	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V _{CC} =3V, I _{OL} =3mA				1	
		V _{CC} =5V, I _{OL} =2.5mA				2	V
Vo∟	"L" output voltage \$\phi\$	V _{CC} =3V, I _{OL} =0.8mA			i	1	
	Hysteresis P3 ₀ /INT ₁ , P3 ₁ /INT ₂ ,	use as interrupt	V _{CC} =5V	0.3		1_	V
/ _{t+} -V _{t-}	P4 ₂ /INT ₃ , P4 ₃ /INT ₄	input	V _{CC} =3V	0.15		0. 7	
		V _{CC} =5V			0.5	0.7	v
/ _{T+} -V _{T-}	Hysteresis RESET	V _{CC} =3V			0.35		٧
		use as CLK	V _{cc} =5V	0.3		1	
$r_{t+}-V_{t-}$	Hysteresis P3 ₆ /CLK ₁ , P4 ₆ /CLK ₂	input	V _{CC} =3V	0.15		0.7	٧
		V _{CC} =5V		0.1	1	0.5	
$v_{T+}-v_{T-}$	Hysteresis X _{IN}	V _{CC} =3V		0.06		0.3	V
		100 01	V _{CC} =5V	0.3		1	
/ _{T+} -V _{T-}	Hysteresis P3₂/CNTR	Use as CNTR input	V _{CC} =3V	0.15		0. 7	V
		V.=0V without	V _{CC} =5V	-	-	—5 —5	
						-4	
IL	"L" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ ,	pull-up T _r .	V _{cc} =3V	25	-70	-140	μI
	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇	V _I =0V, with	V _{CC} =5V	<u>-35</u>	-70 -25		ı
		pull-up T _r .	V _{CC} =3V	-12	-25	-40	
IL	"L" input current IN ₀ ~IN ₇	V ₁ =0V	V _{CC} =5V			<u>-5</u>	μ
IL	E input during my		V _{CC} =3V		ļ <u>-</u>	-4	
	"L" input current RESET, X _{IN} , X _{CIN} , R ₀ ~R ₃	v ₁ =0V	V _{CC} =5V			<u>-5</u>	μΙ
IL	E input current NEGET, XIN, XCIN, NO 113		V _{CC} =3V			-4	
и	"H" input current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ ,	V _I =5V, without pull-up transistor				5	μ
	P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇		-1			5	μΙ
ы	"H" input current IN ₀ ~IN ₇	V _i =5V, not use as an	alog input	<u> </u>	-	5	μ
IH	"H" input current RESET, X _{IN} , X _{CIN} , R ₀ ~R ₃	V ₁ =5V				5	m,
ін	"H" input current V _{REF}	V _i =5V	Τ		 	3	
		Open output ports,	X _{IN} =4MHz, V _{CC} =5V		3	6	
		V _P =V _{CC} ,			-		
		Input port is V _{SS} ,	X _{IN} =1MHz, V _{CC} =3V		0.4		mA
		at normal operation.		_		ļ	
		Open output ports,	X _{IN} =4MHz, V _{CC} =5V		1	1	
		V _P =V _{CC} ,	74N 111112, TCC 51				
		Input port is V _{SS} ,	X _{IN} =1MHz, V _{CC} =3V	1	0.2		-
		at wait mode.	74N 141112; 7CC 51				
		Open output ports,	V _{cc} =5V		60	200	
		V _P =V _{CC} , Input port is V _{SS} ,	V _{CC} -5V		00	200	
lcc	Supply current	at normal operation, stop			25		
		X _{IN} and X _{OUT} , X _{CIN} =32kHz.	V _{cc} =3V		25		
		Open output ports,			10		
		V _P =V _{CC} , Input port is V _{SS} ,	V _{cc} =5V		40		
		at wait mode, stop X _{IN}		-			μ
		and X _{OUT} , X _{CIN} =32kHz.	V _{CC} =3V		15		
		and AOUT, ACIN—SERVIZ.	V _{CC} =5V	+	0.1	1	
			T = 25T	-	0.06	+ '	1
		Stop all oscillation.	V _{CC} -3V	 	_	10	1
			T _a =70℃ V _{cc} =5V		1	10	1
			V _{CC} =3V	-	0.6	-	
IACC	Supply current for A-D	at A-D converting tim	<u> </u>		2	4	m
VRAM	RAM retention voltage	at clock stop		2		5.5	\






Fig. 28 Test circuit for measuring supply current

A-D CONVERTER CHARACTERISTICS ($V_{cc}=5V$, $V_{ss}=0V$, $T_a=25$ °C, $I(X_{IN})=4MHz$, unless otherwise noted)

	Parameter	Test conditions		Limits		
		rest conditions	Min.	Тур.	Max.	Unit
	Resolution				8	bits
	Absolute accuracy	V _{CC} =AV _{CC} =V _{REF} =5.12V			±3	LSB
RLADDER	Ladder resistor value		1			kΩ
•	Conversion time	High-speed :			72	
CONV	Conversion time	Low-speed : ≠=1MHz			288	μS
V_{REF}	Reference input voltage				V _{cc}	V
VIA	Analog input voltage				V _{BEF}	v

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS

Single-chip mode ($V_{cc}=5$ V $\pm 10\%$, $V_{ss}=0$ V, $T_a=25$ °C, $f(X_{IN})=4$ MHz unless other wise noted)

				Limits		Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	
t _{SU(POD-#)}	Port P0 input setup time		270			ns
	Port P1 input setup time		270			ns
tsu(P1Dø)	Port P2 input setup time		270			ns
t _{su(P2D-#)}	Port P3 input setup time		270			ns
t _{SU(P3D#)}	Port P4 input setup time		270			ns
t _{SU(P4D-¢)}	Port R input setup time		270			ns
t _{SU(RD-ø)}	Port IN input setup time		270			ns
t _{SU(IND-ø)}	Port P0 input hold time		20			ns
th(ø-POD)	Port P1 input hold time		20			ns
th(ø-PiD)			20			ns
th(ø—P2D)	Port P2 input hold time		20			ns
th(ø—P3D)	Port P3 input hold time		20		-	ns
th(#_P4D)	Port P4 input hold time		20	† — —		ns
th(≠-RD)	Port R input hold time		20	-		ns
th (#-IND)	Port IN input hold time		230			ns
t _{C(XIN)}	External clock input cycle time (X _{IN})		75	 	 	ns
t _{W(x_{IN})}	External clock input pulse width (X _{IN})		2			ms
t _{C(XCIN)}	External clock input cycle time (X _{CIN})		1	-		ms
t _{W(XCIN)}	External clock input pulse width (X _{CIN})			-	25	ns
tr	External clock rising edge time				25	
tf	External clock falling edge time			<u> </u>	25	ns

Memory expanding mode and eva-chip mode

(V_{CC}=5V \pm 10%, V_{SS}= 0 V, T_a=25°C, f(X_{IN})= 4 MHz unless otherwise noted)

				Unit		
Symbol	Parameter	Test conditions	Min.	Тур.	Мах.	- Oilli
t _{su(POD-#)}	Port P0 input setup time		270			ns
tsu(P1D-#)	Port P1 input setup time		270			ns
t _{SU(P2D-#)}	Port P2 input setup time		270			ns
th(#-POD)	Port P0 input hold time		20			กร
th(ø—P1D)	Port P1 input hold time		20			ns
th(#-P2D)	Port P2 input hold time		20			ns

$\label{eq:wcc} \textbf{Microprocessor} \quad \textbf{mode} \quad (v_{cc} = 5v \pm 10\%, \ \ v_{ss} = 0 \ \ v, \ \ T_a = 25 \ \ C, \ \ f(x_{in}) = 4 \ \ \text{MHz unless otherwise noted})$

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Тур.	Max.	O IIIC
t _{SU(P2D-¢)}	Port P2 input setup time		270			ns
	Port P2 input hold time		20			ns

SWITCHING CHARACTERISTICS

Single-chip mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $T_a=25\%$, $f(X_{IN})=4$ MHz unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			11-14
			Min.	Тур.	Max.	Unit
td(ø-PoQ)	Port P0 data output delay time	Fig. 29			230	ns
td(ø-P1Q)	Port P1 data output delay time				230	ns
td(#~P2Q)	Port P2 data output delay time				230	ns
td(#-P3Q)	Port P3 data output delay time				230	ns
td(ø-P4Q)	Port P4 data output delay time				230	ns

Memory expanding mode and eva-chip mode

(V_{CC}=5V \pm 10%, V_{SS}= 0 V, T_a=25°C, f(X_{IN})= 4 MHz unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			
		l est conditions	Min.	Тур.	Max.	Uni
td(ø-poa)	Port P0 address output delay time				250	ns
td(ø-POAF)	Port P0 address output delay time				250	ns
td(ø-PoQ)	Port P0 data output delay time				200	ns
td(ø-poar)	Port P0 data output delay time				200	ns
td(#-PIA)	Port P1 address output delay time				250	ns
td(#-P1AF)	Port P1 address output delay time				250	ns
td(#-P1Q)	Port P1 data output delay time				200	ns
td(ø-PtQF)	Port P1 data output delay time				200	ns
td(#-P2Q)	Port P2 data output delay time	F: 00			300	ns
td(≠-P2QF)	Port P2 data output delay time	Fig. 29			300	ns
td(#-R/W)	R/W signal output delay time				250	ns
td(#-R/WF)	R/W signal output delay time				250	ns
t _{d(≠−P40} Q)	Port P4 ₀ data output delay time				200	ns
td(≠P40QF)	Port P4 ₀ data output delay time				200	ņs
td(#-sync)	SYNC signal output delay time				250	ns
td(#SYNCF)	SYNC signal output delay time				250	ns
td(ø-P41Q)	Port P4 ₁ data output delay time				200	ns
td(#~P41QF)	Port P4 ₁ data output delay time				200	ns

Microprocessor mode ($V_{cc}=5V\pm10\%$, $V_{ss}=0$ V, $T_a=25$ °C, $f(X_{IN})=4$ MHz unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			
			Min.	Тур.	Мах.	Unit
td(#-POA)	Port P0 address output delay time	Fig. 29			250	ns
td(ø-PtA)	Port P1 address output delay time				250	ns
td(#-P2Q)	Port P2 data output delay time				300	ns
td(#-P2QF)	Port P2 data output delay time				300	ns
td(#R/W)	R/W signal output delay time				250	ns
td(#-sync)	SYNC signal output delay time				250	ns





Fig. 29 Test circuit of ports P0~P4



TIMING DIAGRAMS In single-chip mode td (#-P0Q) Port P0 output tsu (POD-#) Port P0 input td (#--P10) Port P1 output tsu (P1D-# Port P1 input -th (#-P1D) td (#-P2Q) Port P2 output tsu (P2D-#) Port P2 input th (#-P2D td (#- P3Q Port P3 output tsu (P3D-# Port P3 input -th (#-P3D) td (#--P4Q) Port P4 output tsu (P4D-¢) Port P4 input th (#- P40) $t_{\text{SU}(\text{RD}-\phi)}$ Port R input tsu(IND-#) Port IN input $t_{C(X_{IN})}$ or $t_{C(X_{CIN})}$ $t_{W(\boldsymbol{x}_{\text{IN}})}$ or $t_{W(\boldsymbol{x}_{\text{CIN}})}$ f(X_{IN}) f(X_{CIN})

In memory expanding mode and eva-chip mode





Port P0 output Port P1 output Port P2 output Port P2 input Port P4₀ output (R/\overline{W}) Port P4₁ output (SYNC)