Designer's Data Sheet
TMOS IV
Power Field Effect Transistor
N-Channel Enhancement-Mode Silicon Gate

MTP8N10E

**TMOS POWER FETs
8 AMPERES
$r_{DS(on)}$ = 0.5 OHM
100 VOLTS**

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

● Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
● Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
● Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
● Diode is Characterized for Use in Bridge Circuits

TMOS™

**CASE 221A-04
TO-220AB**

3

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	100	Vdc
Drain-Gate Voltage (R_{GS} = 1 MΩ)	V_{DGR}	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leqq 50\ \mu s$)	V_{GS} V_{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	8 20	Adc
Total Power Dissipation @ T_C = 25°C Derate above 25°C	P_D	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	−65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1'8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (V_{GS} = 0, I_D = 0.25 mA)	$V_{(BR)DSS}$	100	—	Vdc
Zero Gate Voltage Drain Current (V_{DS} = Rated V_{DSS}, V_{GS} = 0) (V_{DS} = Rated V_{DSS}, V_{GS} = 0, T_J = 125°C)	I_{DSS}	— —	10 100	μA
Gate-Body Leakage Current, Forward (V_{GSF} = 20 Vdc, V_{DS} = 0)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V_{GSR} = 20 Vdc, V_{DS} = 0)	I_{GSSR}	—	100	nAdc
ON CHARACTERISTICS*				
Gate Threshold Voltage (V_{DS} = V_{GS}, I_D = 1 mA) T_J = 100°C	$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (V_{GS} = 10 Vdc, I_D = 4 Adc)	$r_{DS(on)}$	—	0.5	Ohm
Drain-Source On-Voltage (V_{GS} = 10 V) (I_D = 8 Adc) (I_D = 4 Adc, T_J = 100°C)	$V_{DS(on)}$	— —	4.8 4	Vdc
Forward Transconductance (V_{DS} = 15 V, I_D = 4 A)	g_{FS}	4	—	mhos
DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS				
Unclamped Drain-to-Source Avalanche Energy See Figures 14 and 15 (I_D = 20 A, V_{DD} = 25 V, T_C = 25°C, Single Pulse, Non-repetitive) (I_D = 8 A, V_{DD} = 25 V, T_C = 25°C, P.W. ≤ 200 μs, Duty Cycle ≤ 1%) (I_D = 3.2 A, V_{DD} = 25 V, T_C = 100°C, P.W ≤ 200 μs, Duty Cycle ≤ 1%)	W_{DSR}	— — —	80 170 70	mJ

DYNAMIC CHARACTERISTICS

Characteristic		Symbol	Min	Max	Unit
Input Capacitance	(V_{DS} = 25 V, V_{GS} = 0, f = 1 MHz) See Figure 16	C_{iss}	—	600	pF
Output Capacitance		C_{oss}	—	400	
Reverse Transfer Capacitance		C_{rss}	—	100	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Characteristic		Symbol	Min	Max	Unit
Turn-On Delay Time	(V_{DD} = 25 V, I_D = 4 A R_{gen} = 50 ohms) See Figure 9	$t_{d(on)}$	—	50	ns
Rise Time		t_r	—	80	
Turn-Off Delay Time		$t_{d(off)}$	—	100	
Fall Time		t_f	—	80	
Total Gate Charge	(V_{DS} = 0.8 Rated V_{DSS}, I_D = Rated I_D, V_{GS} = 10 V) See Figures 17 and 18	Q_g	15 (Typ)	30	nC
Gate-Source Charge		Q_{gs}	7.5 (Typ)	—	
Gate-Drain Charge		Q_{gd}	7.5 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Characteristic		Symbol	Min	Max	Unit
Forward On-Voltage	(I_S = 4 A V_{GS} = 0)	V_{SD}	1.4 (Typ)	1.7	Vdc
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	70 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Characteristic	Symbol	Min	Max	Unit
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

## TYPICAL ELECTRICAL CHARACTERISTICS

Figure 1. On-Region Characteristics

Figure 2. Gate-Threshold Voltage Variation
With Temperature

3

Figure 3. Transfer Characteristics

Figure 4. Breakdown Voltage Variation
With Temperature


Figure 5. On-Resistance versus Drain Current

Figure 6. On-Resistance Variation
With Temperature

SAFE OPERATING AREA INFORMATION

**Figure 7. Maximum Rated Forward Biased Safe Operating Area**

Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$

**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

Figure 10. Thermal Response

MTP8N10E

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dI_S/dt is specified with a maximum value. Higher values of dI_S/dt require an appropriate derating of I_{FM}, peak V_{DS} or both. Ultimately dI_S/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dI_S/dt of 400 A/μs.


Figure 11. Commutating Waveforms

Figure 12. Commutating Safe Operating Area (CSOA)

V_R = 80% OF RATED V_{DS}
$V_{dsL} = V_f + L_i \cdot dI_S/dt$

Figure 13. Commutating Safe Operating Area Test Circuit

Figure 14. Unclamped Inductive Switching Test Circuit

$$W_{DSR} = \left(\frac{1}{2} L I_D^2\right)\left(\frac{V_{(BR)DSS}}{V_{(BR)DSS} - V_{DD}}\right)$$

Figure 15. Unclamped Inductive Switching Waveforms

Figure 16. Capacitance Variation

Figure 17. Gate Charge versus Gate-To-Source Voltage

3

V_{in} = 15 V_{pk}; PULSE WIDTH ≤ 100 μs DUTY CYCLE ≤ 10%

Figure 18. Gate Charge Test Circuit

OUTLINE DIMENSIONS

CASE 221A-04
TO-220AB

STYLE 5
PIN 1 GATE
2 DRAIN
3 SOURCE
4 DRAIN

NOTES.
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M 1982
2. CONTROLLING DIMENSION INCH
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080