


Vishay Siliconix

## **Power MOSFET**

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	500			
$R_{DS(on)}\left(\Omega\right)$	V <sub>GS</sub> = 10 V 0.40			
Q <sub>g</sub> (Max.) (nC)	64			
Q <sub>gs</sub> (nC)	16			
Q <sub>gd</sub> (nC)	26			
Configuration	Single			



#### **FEATURES**

 $\bullet$  Low Gate Charge  $\mathsf{Q}_g$  Results in Simple Drive Requirement



- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- RoHS\*
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- Lead (Pb)-free Available

#### **APPLICATIONS**

- Switch Mode Power Supply (SMPS)
- Uninterruptable Power Supply
- High Speed Power Switching

#### **TYPICAL SMPS TOPOLOGIES**

- Two Transistor Forward
- Half Bridge, Full Bridge
- PFC Boost

ORDERING INFORMATION	
Package	TO-247
Lead (Pb)-free	IRFP450APbF
	SiHFP450A-E3
SnPb	IRFP450A
SHED	SiHFP450A

ABSOLUTE MAXIMUM RATINGS T	$_{\rm C}$ = 25 °C, unless otherw	vise noted			
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		$V_{DS}$	500	V	
Gate-Source Voltage		$V_{GS}$	± 30	1 V	
Continuous Drain Current	$V_{GS}$ at 10 V $T_{C} = 25 ^{\circ}C$ $T_{C} = 100 ^{\circ}C$	1	14		
Continuous Diam Current	$V_{GS}$ at 10 $V_{CS}$ $T_{C} = 100 ^{\circ}C$	I <sub>D</sub>	8.7	Α	
Pulsed Drain Current <sup>a</sup>		I <sub>DM</sub>	56		
Linear Derating Factor		1.5	W/°C		
Single Pulse Avalanche Energy <sup>b</sup>	E <sub>AS</sub>	760	mJ		
Repetitive Avalanche Currenta	I <sub>AR</sub>	14	A		
Repetitive Avalanche Energy <sup>a</sup>		E <sub>AR</sub>	19	mJ	
Maximum Power Dissipation	$P_{D}$	190	W		
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	4.1	V/ns		
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)		300 <sup>d</sup>	7		
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in	
Woulding Forque	0-32 of M3 screw		1.1	N⋅m	

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Starting  $T_J$  = 25 °C, L = 7.8 mH,  $R_G$  = 25  $\Omega,\,I_{AS}$  = 14 A (see fig. 12).
- c.  $I_{SD} \leq$  14 A,  $dI/dt \leq$  130 A/ $\mu$ s,  $V_{DD} \leq$   $V_{DS}$ ,  $T_{J} \leq$  150 °C.
- d. 1.6 mm from case.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply

# IRFP450A, SiHFP450A

# Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	40		
Case-to-Sink, Flat, Greased Surface	R <sub>thCS</sub>	0.24	-	°C/W	
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	0.65		

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$	) V, I <sub>D</sub> = 250 μA	500	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I <sub>D</sub> = 1 mA	-	0.58	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V$	' <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.0	-	4.0	٧
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>G</sub>	<sub>iS</sub> = ± 30 V	-	-	± 100	nA
Zone Cata Valtage Dusin Comment		V <sub>DS</sub> = 5	V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V		-	25	<u> </u>
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 400 V, \	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8.4 A <sup>b</sup>	-	-	0.40	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> = 5	60 V, I <sub>D</sub> = 8.4 A <sup>b</sup>	7.8	-	-	S
Dynamic		<u>.</u>					
Input Capacitance	C <sub>iss</sub>	V	<sub>GS</sub> = 0 V,	-	2038	-	
Output Capacitance	C <sub>oss</sub>	V <sub>I</sub>	<sub>DS</sub> = 25 V,	-	307	-	1
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.0	f = 1.0 MHz, see fig. 5		10	-	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 1.0 V, f = 1.0 MHz			2859		
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 400 V, f = 1.0 MHz			81		
Effective Output Capacitance	C <sub>oss</sub> eff.	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 0 V to 400 V <sup>c</sup>			96		
Total Gate Charge	Qg	V <sub>GS</sub> = 10 V		-	-	64	nC
Gate-Source Charge	Q <sub>gs</sub>			-	-	16	
Gate-Drain Charge	Q <sub>gd</sub>	1	oco ng. o ana ro	-	-	26	1
Turn-On Delay Time	t <sub>d(on)</sub>			-	15	-	
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = 2	50 V, I <sub>D</sub> = 14 A,	-	36	-	
Turn-Off Delay Time	t <sub>d(off)</sub>		$R_D = 17 \Omega$ , see fig. $10^b$	-	35	-	ns
Fall Time	t <sub>f</sub>	1		-	29	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		_	-	14	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	56	
Body Diode Voltage	$V_{SD}$	T <sub>J</sub> = 25 °C, I	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 14 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	1.4	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T. = 25 °C L =	14 A dl/dt = 100 A/uch	-	487	731	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$T_J = 25  ^{\circ}\text{C}, I_F = 14  \text{A}, dI/dt = 100  \text{A}/\mu\text{s}^b$			3.9	5.8	μС
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn	on time is negligible (turn	-on is dor	ninated b	y L <sub>S</sub> and	L <sub>D</sub> )

### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width  $\leq$  300  $\mu$ s; duty cycle  $\leq$  2 %. c.  $C_{oss}$  eff. is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80 %  $V_{DS}$ .



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

## Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

# Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform




Fig. 12d - Typical Drain-to-Source Voltage vs. **Avalanche Current** 






Fig. 13b - Gate Charge Test Circuit



## Peak Diode Recovery dV/dt Test Circuit





<sup>\*</sup> V<sub>GS</sub> = 5 V for logic level devices


Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91230.





### **TO-247AC (HIGH VOLTAGE)**



	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.65	5.31	0.183	0.209
A1	2.21	2.59	0.087	0.102
A2	1.50	2.49	0.059	0.098
b	0.99	1.40	0.039	0.055
b1	0.99	1.35	0.039	0.053
b2	1.65	2.39	0.065	0.094
b3	1.65	2.37	0.065	0.093
b4	2.59	3.43	0.102	0.135
b5	2.59	3.38	0.102	0.133
С	0.38	0.86	0.015	0.034
c1	0.38	0.76	0.015	0.030
D	19.71	20.70	0.776	0.815
D1	13.08	-	0.515	-

	MILLIMETERS		INC	HES	
DIM.	MIN.	MAX.	MIN.	MAX.	
D2	0.51	1.30	0.020	0.051	
Е	15.29	15.87	0.602	0.625	
E1	13.72	-	0.540	-	
е	5.46	BSC	0.215	BSC	
Øk	0.2	0.254		0.010	
L	14.20	16.10	0.559	0.634	
L1	3.71	4.29	0.146	0.169	
N	7.62	7.62 BSC			
ØΡ	3.56	3.66	0.140	0.144	
Ø P1	-	7.39	-	0.291	
Q	5.31	5.69	0.209	0.224	
R	4.52	5.49	0.178	0.216	
S	5.51 BSC		0.217	BSC	

ECN: S-81920-Rev. A, 15-Sep-08

DWG: 5971

### Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Contour of slot optional.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions D1 and E1.
- 5. Lead finish uncontrolled in L1.
- 6. Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154").
- 7. Outline conforms to JEDEC outline TO-247 with exception of dimension c.

Document Number: 91360
Revision: 15-Sep-08
www.vishay.com





Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 11-Mar-11