

ST6294
ST62E94/T94

DATASHEET

USE IN LIFE SUPPORT DEVICES OR SYSTEMS MUST BE EXPRESSLY AUTHORIZED.

SGS-THOMSON PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF SGS-THOMSON Microelectronics.

As used herein :

1. Life support devices or systems are those which (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided with the product, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can reasonably be expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ST629x Datasheet

INDEX

	Pages
ST6294	1
GENERAL DESCRIPTION	3
PIN DESCRIPTION	3
ST6294 DESCRIPTION	4
ELECTRICAL CHARACTERISTICS	5
PACKAGE MECHANICAL DATA	12
ORDERING INFORMATION	13
ST62E94, T94	15
GENERAL DESCRIPTION	17
PIN DESCRIPTION	17
EPROM/OTP DESCRIPTION	18
ELECTRICAL CHARACTERISTICS	19
PACKAGE MECHANICAL DATA	26
ORDERING INFORMATION	26

**8-BIT HCMOS MCU WITH
A/D CONVERTER, EEPROM & AUTO-RELOAD TIMER**

PRELIMINARY DATA

- 3 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -25 to +85°C Operating Temperature Range
- Run, Wait & Stop Modes
- 5 different interrupt vectors
- Look-up table capability in ROM
- User ROM: 3868 bytes
- Data ROM: User selectable size (in program ROM)
- Data RAM: 128 bytes
- EEPROM: 128 bytes
- PDIP28, PSO28 packages
- 21 fully software programmable I/O as:
 - Input with pull-up resistor
 - Input without pull-up resistor
 - Input with interrupt generation
 - Open-drain or push-pull outputs
 - Analog Inputs
- 8 I/O lines can sink up to 20mA for direct LED or TRIAC driving
- 8 bit counter with a 7-bit programmable prescaler (Timer1)
- 8 bit auto-reload timer with 7-bit programmable prescaler (AR Timer)
- Digital Watchdog
- 8 bit A/D Converter with up to 13 analog inputs
- 8 bit Synchronous Peripheral Interface (SPI)
- On-chip clock oscillator (Quartz Crystal or Ceramic)
- Power-on Reset
- Clock output
- 9 powerful addressing modes
- The development tool of the ST6294 microcontrollers consists of the ST626x-EMU emulation and development system connected via a standard RS232 serial line to an MS-DOS Personal Computer




Figure 1. ST6294 Pin Configuration





Figure 2. ST6294 Block Diagram



GENERAL DESCRIPTION

The ST6294 microcontroller is member of the 8-bit HCMOS ST62xx family, a series of devices oriented to low-medium complexity applications. All ST62xx members are based on a building block approach: a common core is surrounded by a combination of on-chip peripherals (macrocells).

The macrocells of the ST6294 are: the Timer peripheral that includes an 8-bit counter with a 7-bit software programmable prescaler (Timer1), the 8-bit Auto-reload Timer with 7 bit programmable prescaler (AR Timer), the 8-bit A/D Converter with up to 13 analog inputs (A/D inputs are alternate functions of I/O pins), the Digital Watchdog (DWD) and an 8-bit Serial synchronous Peripheral Interface (SPI). In addition, these devices offer 128 bytes of EEPROM for non volatile data storage.

The ST6294 is a version of the ST6265 specifically tailored to be used in telephone set applications. The only difference is that a CKOUT pin is provided instead of the NMI pin. For this reason this datasheet only contains information relating to the differences to the ST6265, and thus should be read in conjunction with the ST6265 datasheet. The ST62E94 EPROM version is available for prototypes and low-volume production; also OTP version is available.

PIN DESCRIPTION

V_{DD} and V_{SS}. Power is supplied to the MCU using these two pins. V_{DD} is power and V_{SS} is the ground connection.

OSCin and OSCout. These pins are internally connected with the on-chip oscillator circuit. A quartz crystal, a ceramic resonator or an external clock signal can be connected between these two pins in order to allow the correct operation of the MCU with various stability/cost trade-offs. The frequency at OSCin and OSCout is internally divided by 1, 2 or 4 by a software controlled divider. The OSCin pin is the input pin, the OSCout pin is the output pin.

RESET. The active low $\overline{\text{RESET}}$ pin is used to restart the microcontroller to the beginning of its program.

TEST. The TEST must be held at V_{SS} for normal operation (an internal pull-down resistor selects normal operating mode if TEST pin is not connected).

CKOUT. This clock pin outputs the oscillator frequency divided by 2 ($f_{\text{osc}}/2$). This function can be disabled by software to reduce power consumption.

PC1/TIM1/Ain. This pin can be used as a Port C I/O bit, as Timer 1 I/O pin or as analog input for the on-chip A/D converter. If programmed to be the Timer 1 pin, in input mode it is connected to the prescaler and acts as external timer clock or as control gate for the internal timer clock. In the output mode the timer pin outputs the data bit when a time out occurs.

To use this pin as Timer 1 output a dedicated bit in the TIMER 1 Status/Control Register must be set. To use this pin as input pin the I/O pin has to be programmed as input. The analog mode should be programmed to use the line as an analog input.

PB6/ARTIMin, PB7/ARTIMout. These pins are either Port B I/O bits or the Input and Output pins of the Auto-reload Timer. To be used as timer input function PB6 has to be programmed as input with or without pull-up. A dedicated bit in the AR TIMER Mode Control Register sets PB7 as timer output function.

PA0-PA7. These 8 lines are organized as one I/O port (A). Each line may be configured under software control as input with or without internal pull-up resistor, interrupt generating input with pull-up resistor, analog input, open-drain or push-pull output.

PB0-PB3, PB4, PB5. These 6 lines are organized as one I/O port (B). Each line may be configured under software control as input with or without internal pull-up resistor, interrupt generating input with pull-up resistor, open-drain or push-pull output. In output mode these lines can also sink 20mA for direct LED and TRIAC driving. The reset configuration of PB0-PB3 can be selected by mask option (pull-up or high impedance).

PC0-PC4. These 5 lines are organized as one I/O port (C). Each line may be configured under software control as input with or without internal pull-up resistor, interrupt generating input with pull-up resistor, analog input for the A/D converter, open-drain or push-pull output. PC2-PC4 can also be used as respectively Data in, Data out and Clock I/O pins for the on-chip SPI to carry the synchronous serial I/O signals.

ST6294 DESCRIPTION

The ST6294 is a version of the ST6265 standard device dedicated to telephone set application.

From a user point of view (with the following exceptions) the ST6294 product has exactly the same software and hardware features as the ST6265.

NMI

There is no external NMI pin in the ST6294. Although the ST6294 uses the standard ST62 core, which includes the NMI function. The user program therefore cannot place the ST62 in NMI mode. However, NMI mode is the default mode at power on or after a system reset generated by the watchdog or through the RESET pin. In these cases, the user software must perform a RETI instruction to exit from NMI mode to enable further interrupts from other sources prior to any other instruction. The ST6265 data sheet must therefore be read in this respect.

CKOUT PIN

The CKOUT pin is a dedicated output pin which enables a stabilized clock output to drive external circuits without any additional components. The clock output can be disabled by software to reduce power consumption.


The output frequency is the oscillator frequency (before the Oscillator Divider) divided by 2 ($f_{osc}/2$). The CKOUT pin is enabled through bit CKOUTEN of the Oscillator Control Register, at address DCh. The CKOUT pin provides high drive current capability.

Note :

When enabled through the CKOUTEN bit, the clock output increases the device overall power consumption by around 200µA. It should therefore be disabled when the lowest power consumption is required.

Oscillator Control Register

Figure 3. Oscillator Control Register



D7-D4. These bits are not used.

CKOUTEN. This bit, when cleared to zero, enables the output of the oscillator frequency divided by 2 at pin CKOUT. When it is set to one, pin CKOUT is held high. CKOUTEN is cleared on reset.

D2. Reserved. Must be kept low.

RS1-RS0. These bits select the division ratio of the Oscillator Divider in order to generate the internal frequency. The following selections are available:

RS1	RS0	Division Ratio
0	0	1
0	1	2
1	0	4
1	1	4

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

This product contains devices to protect the inputs against damage due to high static voltages, however it is advised to take normal precaution to avoid application of any voltage higher than maximum rated voltages.

For proper operation it is recommended that V_I and V_O must be higher than V_{SS} and smaller V_{DD} . Reliability is enhanced if unused inputs are connected to an appropriated logic voltage level (V_{DD} or V_{SS}).

Power Considerations. The average chip-junction temperature, T_j , in Celsius can be obtained from :

$$T_j = T_A + PD \times R_{thJA}$$

Where : T_A = Ambient Temperature.

R_{thJA} = Package thermal resistance (junction-to ambient).

PD = $P_{int} + P_{port}$.

P_{int} = $I_{DD} \times V_{DD}$ (chip internal power).

P_{port} = Port power dissipation (determined by the user).

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.3 to 7.0	V
V_I	Input Voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3^{(1)}$	V
V_O	Output Voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3^{(1)}$	V
I_O	Current Drain per Pin Excluding V_{DD} , V_{SS}	10	mA
I_{INJ+}	Pin Injection current (positive), All I/O, $V_{DD} = 4.5V$	+5	mA
I_{INJ-}	Pin Injection current (negative), All I/O, $V_{DD} = 4.5V$	-5	mA
I_{VDD}	Total Current into V_{DD} (source)	50	mA
I_{VSS}	Total Current out of V_{SS} (sink)	50	mA
T_j	Junction Temperature	150	°C
T_{STG}	Storage Temperature	-60 to 150	°C

Notes :

- Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device . This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- (1) Within these limits, clamping diodes are guarantee to be not conductive. Voltages outside these limits are authorised as long as injection current is kept within the specification.

THERMAL CHARACTERISTIC


Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
RthJA	Thermal Resistance	PDIP28		55		°C/W
		PSO28		75		

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
T _A	Operating Temperature	8 Suffix Version	-25		85	°C
V _{DD}	Operating Supply Voltage	f _{OSC} = 4MHz f _{INT} = 4MHz	3.0		6.0	V
		f _{OSC} = 8MHz f _{INT} = 8MHz	4.5		6.0	V
f _{INT}	Internal Frequency ⁽³⁾	V _{DD} = 3V	0		4.0	MHz
		V _{DD} = 4.5V	0		8.0	MHz
I _{INJ+}	Pin Injection Current (positive) Digital Input ⁽¹⁾ Analog Inputs ⁽²⁾	V _{DD} = 4.5 to 5.5V			+5	mA
I _{INJ-}	Pin Injection Current (negative) Digital Input ⁽¹⁾ Analog Inputs	V _{DD} = 4.5 to 5.5V			-5	mA

Notes :

1. A current of ± 5mA can be forced on each pin of the digital section without affecting the functional behaviour of the device. For a positive current injected into one pin, a part of this current (~ 10%) can be expected to flow from the neighbouring pins.
2. If a total current of +1 mA is flowing into the single analog channel or if the total current flowing into all the analog inputs is of 1mA, all the resulting conversions are shifted by +1 LSB. If a total positive current is flowing into the single analog channel or if the total current flowing into all the analog inputs is of 5mA, all the resulting conversions are shifted by +2 LSB.
3. An oscillator frequency above 1MHz is recommended for reliable A/D results.



The shaded area is outside the ST6294 operating range, device functionality is not guaranteed.

DC ELECTRICAL CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
V _{IL}	Input Low Level Voltage All inputs				V _{DD} x 0.3	V
V _{IH}	Input High Level Voltage All inputs		V _{DD} x 0.7		V	
V _{OL}	Low Level Output Voltage	V _{DD} =5V I _{OL} = 10μA, All I/O pins CKOUT I _{OL} = 5mA, Standard I/O CKOUT I _{OL} = 10mA, Port B I _{OL} = 20mA, Port B			0.1 0.8 0.8 1.3	V
V _{OH}	High Level Output Voltage	V _{DD} =5V I _{OH} = -10μA I _{OH} = -5.0mA I _{OH} = -1.5mA, V _{DD} =3V	4.9 3.5 2.0			V
I _{PU}	Input Pull-up Current Input Mode with Pull-up Port A, B, C,	V _{IN} = V _{SS} , V _{DD} =3.0-6V			100	μA
I _{IL} I _{IH}	Input Leakage Current ⁽¹⁾	V _{IN} = V _{SS} V _{IN} = V _{DD}			1.0	μA
I _{DD}	Supply Current in RESET Mode	V _{RESET} =V _{SS} , f _{OSC} =4MHz V _{DD} <3.8V V _{DD} <6.0V			0.70 1.25	mA
	Supply Current in RUN Mode ⁽²⁾	V _{DD} =6.0V, f _{INT} =8MHz All peripherals on ⁽¹⁾			6.6	mA
		V _{DD} =3.8V, f _{INT} =4MHz All peripherals on ⁽¹⁾			1.5	mA
		V _{DD} =3.8V, f _{INT} =1MHz f _{OSC} =4MHz Peripherals disabled ⁽²⁾			0.65	mA
	Supply Current in WAIT Mode ⁽³⁾	V _{DD} =6.0V, f _{INT} =8MHz Peripherals disabled ⁽³⁾ V _{DD} =3.8V, f _{INT} =4MHz Peripherals disabled ⁽³⁾			1.30 0.35	mA
		Supply Current in STOP Mode	V _{DD} =6.0V			20

Notes :

1. A/D Converter running, EEPROM enabled; Timer 1 and AR Timer running; CKOUT pin enabled. When the EEPROM is in write cycle, an additional 300μA must be added to I_{DDmax}
2. A/D Converter in Stand-by; EEPROM in Stand-by; CKOUT pin disabled
3. A/D Converter in Stand-by; EEPROM in Stand-by; CKOUT pin disabled; Timer 1 and AR Timer stopped
4. Hysteresis voltage between switching levels

AC ELECTRICAL CHARACTERISTICS(T_A = -25to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
f _{OSC}	Oscillator Frequency	V _{DD} = 3.0V V _{DD} = 4.5V			4 8	MHz
t _{OHL}	High to Low Transition Time	Port A, B, C, CKOUT C _L =100pF		40		ns
t _{OLH}	Low to High Transition Time	Port A, B, C, CKOUT C _L =100pF		40		
t _{SU}	Oscillator Start-up Time	C _{L1} = C _{L2} = 22pF V _{DD} =5V		5	10	ms
t _{REC}	Supply Recovery Time ⁽¹⁾		100			
T _{WR}	Minimum Pulse Width (V _{DD} = 5V) RESET pin, NMI pin		100			ns
T _{WEE}	EEPROM Write Time	T _A = 25°C One Byte		5	10	ms
Endurance	EEPROM WRITE/ERASE Cycle	Q _A L _{OT} Acceptance	300.000			cycles
Retention	EEPROM Data Retention	T _A = 25°C	10			years
C _{IN}	Input Capacitance	All Inputs Pins			10	pF
C _{OUT}	Output Capacitance	All Outputs Pins			10	pF

Note:

1. Period for which V_{DD} has to be connected at 0V to allow internal Reset function at next power-up.

I/O PORT CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
V _{IL}	Input Low Level Voltage	I/O Pins			0.3x V _{DD}	V
V _{IH}	Input High Level Voltage	I/O Pins	0.7x V _{DD}			V
V _{OL}	Low Level Output Voltage	V _{DD} = 5.0V I _{OL} = 10μA , All I/O Pins, CKOUT I _{OL} = 5mA , Standard I/O, CKOUT I _{OL} = 10mA , Port B I _{OL} = 20mA , Port B			0.1 0.8 0.8 1.3	V
V _{OH}	High Level Output Voltage	I _{OH} = -10μA I _{OH} = -5mA, V _{DD} = 5.0V I _{OH} = -1.5mA, V _{DD} = 3.0V	V _{DD} -0.1 3.5 2.0			V
I _{IL} I _{IH}	Input Leakage Current I/O Pins (pull-up resistor off)	V _{in} = V _{DD} or V _{SS} V _{DD} = 3.0V V _{DD} = 5.5V		0.1 0.1	1.0 1.0	μA

SPI CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
f _{CL}	Clock Frequency at SCK				500	kHz
t _{SV}	Data Set up time on Sin			TBD		
t _H	Data hold time on Sin			TBD		
t _{TS}	Delay Transmission started on Sin	8MHz	0	Note 1		μs

Note 1. Minimum time: 0μs
Maximum time: 1 instruction cycle

TIMER1 CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
t _{RES}	Resolution		$\frac{12}{f_{INT}}$			s
f _{IN}	Input Frequency on TIM1 Pin				$\frac{f_{INT}}{8}$	MHz
t _w	Pulse Width at TIM1 Pin	V _{DD} = 3.0V V _{DD} ≥ 4.5V	1 125			μs ns

AR TIMER CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
t _{RES}	Resolution		$\frac{1}{f_{INT}}$			s
f _{ARin}	Input Frequency on ARTIMin pin	STOP Mode RUN and WAIT Modes			2 $\frac{f_{INT}}{4}$	MHz MHz
t _w	Pulse Width at ARTIMin Pin	V _{DD} = 3.0V V _{DD} ≥ 4.5V	125 125			ns ns

A/D CONVERTER CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Res	Resolution			8		Bit
A _{TOT}	Total Accuracy ^{(1) (2)}	f _{OSC} > 1.2MHz f _{OSC} > 32kHz			±2 ±4	LSB
t _C	Conversion Time	f _{OSC} = 8MHz		70		μs
V _{AN}	Conversion Range		V _{SS}		V _{DD}	V
ZIR	Zero Input Reading	Conversion result when V _{IN} = V _{SS}	00		Hex	
FSR	Full Scale Reading	Conversion result when V _{IN} = V _{DD}			FF	Hex
AD _I	Analog Input Current During Conversion	V _{DD} = 4.5V			1.0	μA
AC _{IN} ⁽³⁾	Analog Input Capacitance			2	5	pF
ASI	Analog Source Impedance	Analog Channel switched just before conversion start ⁽⁴⁾			30	kΩ

Notes:

- Noise at V_{DD}, V_{SS} < 10mV
- With oscillator frequencies less than 1MHz, the A/D Converter accuracy is decreased.
- Excluding Pad Capacitance.
- ASI can be increased as long as the load of the A/D Converter input capacitor is ensured before conversion start.

PACKAGE MECHANICAL DATA

Figure 4. 28-Pin Dual in Line Plastic (B), 600-Mil Width





Figure 5. 28-Lead Small Outline Plastic (M), 300-Mil Width



ORDERING INFORMATION

The following chapter deals with the procedure for transfer customer codes to SGS-THOMSON.

Communication of the customer code. Customer code is made up of the ROM contents and the list of the selected mask options. The ROM contents are to be sent on one diskette with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.

The selected mask options are communicated to SGS-THOMSON using the correctly filled OPTION LIST appended.

Listing Generation & Verification. When SGS-THOMSON receives the diskette, a computer listing is generated from it. This listing refers exactly to the mask that will be used to produce the microcontroller. Then the listing is returned to the customer that must thoroughly check, complete, sign and return it to SGS-THOMSON. The signed listing constitutes a part of the contractual agreement for the creation of the customer mask.

SGS-THOMSON sales organization will provide detailed information on contractual points.

Table 1. ROM Memory Map

ST6294 (4K ROM Devices)

Device Address	Description
0000h-007Fh	Reserved ⁽¹⁾
0080h-0F9Fh	User ROM
0FA0h-0FEFh	Reserved ⁽¹⁾
0FF0h-0FF7h	Interrupt Vectors
0FF8h-0FFBh	Reserved ⁽¹⁾
0FFCh-0FFDh	NMI Interrupt Vector
0FFEh-0FFFh	Reset Vector

Note 1. Reserved Areas should be filled with FFh

ORDERING INFORMATION TABLE



Sales Type	ROM x8	I/O	Temperature Range	Package
ST6294B8/XXX	4K Bytes	21	-25 to +85°C	PDIP28
ST6294M8/XXX	4K Bytes	21	-25 to +85°C	PSO28

Note: /XXX is a 2-3 alphanumeric character code added to the generic sales type on receipt of a ROM code and valid options.

**8-BIT EPROM HCMOS MCUs WITH
A/D CONVERTER, EEPROM & AUTORELOAD TIMER**

PRELIMINARY DATA

- 3.0 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -25 to +85°C Operating Temperature Range
- Run, Wait & Stop Modes
- 5 different interrupt vectors
- Look-up table capability in ROM
- User EPROM: 3868 bytes
- Data ROM: User selectable size
(in program EPROM)
- Data RAM: 128 bytes
- EEPROM: 128 bytes
- PDIP28, PSO28 (ST62T94) packages
- CDIP28W (ST62E94) packages
- 21 fully software programmable I/O as:
 - Input with pull-up resistor
 - Input without Pull-up resistor
 - Input with interrupt generation
 - Open-drain or push-pull outputs
 - Analog Inputs
- 8 I/O lines can sink up to 20mA for direct LED or TRIAC driving
- 8 bit counter with a 7-bit programmable prescaler (Timer1)
- 8 bit Autoreload timer with 7-bit programmable prescaler (AR Timer)
- Digital Watchdog
- 8 bit A/D Converter with up to analog inputs
- 8 bit Synchronous Peripheral Interface (SPI)
- On-chip clock oscillator (Quartz or Ceramic)
- Power-on Reset
- Clock output
- 9 powerful addressing modes

**EPROM PACKAGES**

The ST62E94 is the EPROM version; ST62T94 is the OTP version; both are fully compatible with ST6294 ROM version.

Figure 6. ST62E94/T94 Pin Configuration





Figure 7. ST62E94 Block Diagram



GENERAL DESCRIPTION

The ST62E94, T94 microcontrollers are members of the 8-bit HCMOS ST62xx family, a series of devices oriented to low-medium complexity applications.

They are the EPROM and OTP versions of the ST6294 device. EPROM are suited for development. OTPs are suited for prototyping, preseries, low to mid volume series and inventory optimization for customer having several applications using the same MCU. All ST62xx members are based on a building block approach: a common core is surrounded by a combination of on-chip peripherals (macrocells).

The macrocells of the ST62E94, T94 are: the timer peripheral that includes an 8-bit counter with a 7-bit software programmable prescaler (Timer1), the 8-bit Auto-reload Timer with 7 bit programmable prescaler (AR Timer), the 8-bit A/D Converter with up to 13 analog inputs (A/D inputs are alternate functions of I/O pins), the Digital Watchdog (DWD) and an 8-bit Serial synchronous Peripheral Interface (SPI). In addition, these devices offer 128 bytes of EEPROM for non volatile data storage.

The ST62E94, T94 are a version of the ST62E65, T65 specifically tailored to be used in telephone set applications. The only difference is that a CKOUT pin is provided instead of the NMI input pin.

PIN DESCRIPTION

V_{DD} and V_{SS}. Power is supplied to the MCU using these two pins. V_{DD} is power and V_{SS} is the ground connection.

OSCin and OSCout. These pins are internally connected with the on-chip oscillator circuit. A quartz crystal, a ceramic resonator or an external clock signal can be connected between these two pins in order to allow the correct operation of the MCU with various stability/cost trade-offs. The frequency at OSCin and OSCout is internally divided by 1, 2 or 4 by a software controlled divider. The OSCin pin is the input pin, the OSCout pin is the output pin.

RESET. The active low $\overline{\text{RESET}}$ pin is used to restart the microcontroller to the beginning of its program.

TEST. The TEST must be held at V_{SS} for normal operation (an internal pull-down resistor selects normal operating mode if TEST pin is not connected).

CKOUT. This clock pin outputs the oscillator frequency divided by 2 ($f_{\text{osc}}/2$). This function can be disabled by software to reduce power consumption.

PC1/TIM1/Ain. This pin can be used as a Port C I/O bit, as Timer 1 I/O pin or as analog input for the on-chip A/D converter. If programmed to be the Timer 1 pin, in input mode it is connected to the prescaler and acts as external timer clock or as control gate for the internal timer clock. In the output mode the timer pin outputs the data bit when a time out occurs.

To use this pin as Timer 1 output a dedicated bit in the TIMER 1 Status/Control Register must be set. To use this pin as input pin the I/O pin has to be programmed as input. The analog mode should be programmed to use the line as an analog input.

PB6/ARTIMin, PB7/ARTIMout. These pins are either Port B I/O bits or the Input and Output pins of the Auto-reload Timer. To be used as timer input function PB6 has to be programmed as input with or without pull-up. A dedicated bit in the AR TIMER Mode Control Register sets PB7 as timer output function.

PA0-PA7. These 8 lines are organized as one I/O port (A). Each line may be configured under software control as input with or without internal pull-up resistor, interrupt generating input with pull-up resistor, analog input, open-drain or push-pull output.

PB0-PB3, PB4, PB5. These 6 lines are organized as one I/O port (B). Each line may be configured under software control as input with or without internal pull-up resistor, interrupt generating input with pull-up resistor, open-drain or push-pull output. In output mode these lines can also sink 20mA for direct LED and TRIAC driving.

PC0-PC4. These 5 lines are organized as one I/O port (C). Each line may be configured under software control as input with or without internal pull-up resistor, interrupt generating input with pull-up resistor, analog input for the A/D converter, open-drain or push-pull output. PC2-PC4 can also be used as respectively Data in, Data out and Clock I/O pins for the on-chip SPI to carry the synchronous serial I/O signals.

THE READER IS ASKED TO REFER TO THE DATASHEET OF THE ST6294 DEVICE FOR FURTHER DETAILS.

EPROM/OTP DESCRIPTION

The ST62E94 is the EPROM version of the ST6294 product. It is intended for use during the development of an application and for pre-production and small volume production. ST62T94 OTP has the same characteristics. It includes EPROM memory instead of the ROM memory and so the program can be easily modified by the user with the ST62E6x EPROM programming tools from SGS-THOMSON.

From a user point of view (with the following exceptions) the ST62E94, T94 products have exactly the same software and hardware features as the ROM version. An additional mode is used to configure the part for programming of the EPROM, this is set by a +12.5V voltage applied to the TEST/V_{PP} pin. The programming of the ST62E94, T94 is described in the User Manual of the EPROM Programming Board.

Note also the Low Voltage option of ROM devices can not be emulated on EPROM or OTP devices

ROM Option Emulation

The ROM mask options that can be selected by the user in the ROM devices can be selected on the EPROM/OTP devices by an EPROM CODE byte that can be programmed with the ST62E6x EPROM programming tools available from SGS-THOMSON. This EPROM CODE byte is automatically read, and the selected options enabled, when the chip reset is activated.

The Option byte is written during programming either by using the PC menu (PC driven Mode) or automatically (stand-alone mode).

EPROM Programming Mode

An additional mode is used to configure the part for programming of the EPROM, this is set by a 12.5V voltage applied to the TEST/V_{PP} pin. The programming of the ST62E94, T94 is described in the User Manual of the EPROM Programming board.

EPROM ERASING

The EPROM of the windowed package of the ST62E94 may be erased by exposure to Ultra Violet light.

The erasure characteristic of the ST62E94 is such that erasure begins when the memory is exposed to light with a wave lengths shorter than approximately 4000Å. It should be noted that sunlights and some types of fluorescent lamps have wave-lengths in the range 3000-4000Å. It is thus recommended that the window of the ST62E94 packages be covered by an opaque label to prevent unintentional erasure problems when testing the application in such an environment.


The recommended erasure procedure of the ST62E94 EPROM is the exposure to short wave ultraviolet light which have a wave-length 2537Å. The integrated dose (i.e. U.V. intensity x exposure time) for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000µW/cm² power rating. The ST62E94 should be placed within 2.5cm (1 Inch) of the lamp tubes during erasure.

Table 2. ST62E94/T94 OTP Memory Map

Device Address	Description
0000h-007Fh	Reserved
0080h-0F9Fh	User Program ROM 3856 Bytes
0FA0h-0FEFh	Reserved
0FF0h-0FF7h	Interrupt Vectors
0FF8h-0FFBh	Reserved
0FFCh-0FFDh	NMI Vector
0FFEh-0FFFh	User Reset Vector

Note. Reserved Areas should be filled with FFh

Figure 8. EPROM Code Option Byte



D7-D6. These bits are not used.

D5. This bit selects the configuration of the ports PB2 and PB3 during reset. If set to zero, PB2 and PB3 are configured with pull-up during reset. If set to one, PB2 and PB3 are configured as high impedance ports.

D4. Same as D5 for PB0 and PB1.

D3. This bit selects the on-chip Watchdog activation. If cleared to zero this bit selects the software activation, if set to one, it selects the hardware activation option.

D2-D0. Must be cleared to zero.

D1. Must be set to zero.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

This product contains devices to protect the inputs against damage due to high static voltages, however it is advised to take normal precaution to avoid application of any voltage higher than maximum rated voltages.

For proper operation it is recommended that V_I and V_O must be higher than V_{SS} and smaller V_{DD} . Reliability is enhanced if unused inputs are connected to an appropriated logic voltage level (V_{DD} or V_{SS}).

Power Considerations. The average chip-junction temperature, T_j , in Celsius can be obtained from :

$$T_j = T_A + PD \times R_{thJA}$$

Where : T_A = Ambient Temperature.

R_{thJA} = Package thermal resistance (junction-to ambient).

PD = $P_{int} + P_{port}$.

P_{int} = $I_{DD} \times V_{DD}$ (chip internal power).

P_{port} = Port power dissipation (determined by the user).

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.3 to 7.0	V
V_I	Input Voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3^{(1)}$	V
V_O	Output Voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3^{(1)}$	V
I_O	Current Drain per Pin Excluding V_{DD} , V_{SS}	10	mA
I_{INJ+}	Pin Injection current (positive), All I/O, $V_{DD} = 4.5V$	+5	mA
I_{INJ-}	Pin Injection current (negative), All I/O, $V_{DD} = 4.5V$	-5	mA
I_{VDD}	Total Current into V_{DD} (source)	50	mA
I_{VSS}	Total Current out of V_{SS} (sink)	50	mA
T_j	Junction Temperature	150	°C
T_{STG}	Storage Temperature	-60 to 150	°C

Notes :

- Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device . This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- (1) Within these limits, clamping diodes are guarantee to be not conductive. Voltages outside these limits are authorised as long as injection current is kept within the specification.

THERMAL CHARACTERISTIC


Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
RthJA	Thermal Resistance	PDIP28		55		°C/W
		PSO28		75		

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
T _A	Operating Temperature	8 Suffix Version 1 Suffix Version	-25 0		85 70	°C
V _{DD}	Operating Supply Voltage	f _{OSC} = 4MHz f _{INT} = 4MHz	3.0		6.0	V
		f _{OSC} = 8MHz f _{INT} = 8MHz	4.5		6.0	V
f _{INT}	Internal Frequency ⁽³⁾	V _{DD} = 3V	0		4.0	MHz
		V _{DD} = 4.5V	0		8.0	MHz
I _{INJ+}	Pin Injection Current (positive) Digital Input ⁽¹⁾ Analog Inputs ⁽²⁾	V _{DD} = 4.5 to 5.5V			+5	mA
I _{INJ-}	Pin Injection Current (negative) Digital Input ⁽¹⁾ Analog Inputs	V _{DD} = 4.5 to 5.5V			-5	mA

Notes :

1. A current of ± 5mA can be forced on each pin of the digital section without affecting the functional behaviour of the device. For a positive current injected into one pin, a part of this current (~ 10%) can be expected to flow from the neighbouring pins.
2. If a total current of +1 mA is flowing into the single analog channel or if the total current flowing into all the analog inputs is of 1mA, all the resulting conversions are shifted by +1 LSB. If a total positive current is flowing into the single analog channel or if the total current flowing into all the analog inputs is of 5mA, all the resulting conversions are shifted by +2 LSB.
3. An oscillator frequency above 1MHz is recommended for reliable A/D results.



The shaded area is outside the device operating range, device functionality is not guaranteed.

DC ELECTRICAL CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
V _{IL}	Input Low Level Voltage All inputs				V _{DD} x 0.3	V
V _{IH}	Input High Level Voltage All inputs		V _{DD} x 0.7		V	
V _{OL}	Low Level Output Voltage	V _{DD} =5V I _{OL} = 10μA, All I/O pins CKOUT I _{OL} = 5.0mA, Standard I/O CKOUT I _{OL} = 10mA, Port B I _{OL} = 20mA, Port B			0.1 0.8 0.8 1.3	V
V _{OH}	High Level Output Voltage	V _{DD} =5V I _{OH} = -10μA I _{OH} = -5.0mA I _{OH} = -1.5mA, V _{DD} =3V	4.9 3.5 2.0			V
I _{PU}	Input Pull-up Current Input Mode with Pull-up Port A, B, C	V _{IN} = V _{SS} , V _{DD} =3.0-6V			100	μA
I _{IL} I _{IH}	Input Leakage Current ⁽¹⁾	V _{IN} = V _{SS} V _{IN} = V _{DD}			1.0	μA
I _{DD}	Supply Current in RESET Mode	V _{RESET} =V _{SS} , f _{OSC} =4MHz V _{DD} <3.8V V _{DD} <6.0V			0.70 1.25	mA
	Supply Current in RUN Mode ⁽²⁾	V _{DD} =6.0V, f _{INT} =8MHz All peripherals on ⁽¹⁾			6.6	mA
		V _{DD} =3.8V, f _{INT} =4MHz All peripherals on ⁽¹⁾			1.50	mA
		V _{DD} =3.8V, f _{INT} =1MHz f _{OSC} =4MHz Peripherals disabled ⁽²⁾			0.65	mA
	Supply Current in WAIT Mode ⁽³⁾	V _{DD} =6.0V, f _{INT} =8MHz Peripherals disabled ⁽³⁾ V _{DD} =3.8V, f _{INT} =4MHz Peripherals disabled ⁽³⁾			1.30 0.35	mA
		Supply Current in STOP Mode	V _{DD} =6.0V			20

Notes :

1. A/D Converter running, EEPROM enabled; Timer 1 and AR Timer running; CKOUT pin enabled. When the EEPROM is in write cycle, an additional 300μA must be added to I_{DDmax}
2. A/D Converter in Stand-by; EEPROM in Stand-by; CKOUT pin disabled
3. A/D Converter in Stand-by; EEPROM in Stand-by; CKOUT pin disabled; Timer 1 and AR Timer stopped
4. Hysteresis voltage between switching levels

AC ELECTRICAL CHARACTERISTICS

($T_A = -25$ to $+85^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
f _{OSC}	Oscillator Frequency	V _{DD} = 3.0V V _{DD} = 4.5V			4 8	MHz
t _{OHL}	High to Low Transition Time	Port A, B, C, CKOUT C _L =100pF		40		ns
t _{OLH}	Low to High Transition Time	Port A, B, C, CKOUT C _L =100pF		40		
t _{SU}	Oscillator Start-up Time	C _{L1} = C _{L2} = 22pF V _{DD} =5V		5	10	ms
t _{REC}	Supply Recovery Time ⁽¹⁾		100			
T _{WR}	Minimum Pulse Width (V _{DD} = 5V) RESET pin, NMI pin		100 100			ns
T _{WEE}	EEPROM Write Time	T _A = 25°C One Byte		5	10	ms
Endurance	EEPROM WRITE/ERASE Cycle	Q _A L _{OT} Acceptance	300,000			cycles
Retention	EEPROM Data Retention	T _A = 25°C	10			years
C _{IN}	Input Capacitance	All Inputs Pins			10	pF
C _{OUT}	Output Capacitance	All Outputs Pins			10	pF

Note:

1. Period for which V_{DD} has to be connected at 0V to allow internal Reset function at next power-up.

I/O PORT CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
V _{IL}	Input Low Level Voltage	I/O Pins			0.3x V _{DD}	V
V _{IH}	Input High Level Voltage	I/O Pins	0.7x V _{DD}			V
V _{OL}	Low Level Output Voltage	V _{DD} = 5.0V I _{OL} = 10μA , All I/O Pins, CKOUT I _{OL} = 5mA , Standard I/O, CKOUT I _{OL} = 10mA , Port B I _{OL} = 20mA , Port B			0.1 0.8 0.8 1.3	V
V _{OH}	High Level Output Voltage	I _{OH} = -10μA I _{OH} = -5mA, V _{DD} = 5.0V I _{OH} = -1.5mA, V _{DD} = 3.0V	V _{DD} -0.1 3.5 2.0			V
I _{IL} I _{IH}	Input Leakage Current I/O Pins (pull-up resistor off)	V _{in} = V _{DD} or V _{SS} V _{DD} = 3.0V V _{DD} = 5.5V		0.1 0.1	1.0 1.0	μA
R _{PU}	Pull-up Resistor	V _{in} = 0V; All I/O Pins	50	100	200	KΩ

SPI CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
f _{CL}	Clock Frequency at SCK				500	kHz
t _{SV}	Data Set up time on Sin			TBD		
t _H	Data hold time on Sin			TBD		
t _{TS}	Delay Transmission started on Sin	8MHz	0	Note 1		μs

Note :

1. Minimum time: 0μs
Maximum time: 1 instruction cycle

TIMER1 CHARACTERISTICS

(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
t _{RES}	Resolution		$\frac{12}{f_{INT}}$			s
f _{IN}	Input Frequency on TIM1 Pin				$\frac{f_{INT}}{8}$	MHz
t _w	Pulse Width at TIM1 Pin	V _{DD} = 3.0V V _{DD} ≥ 4.5V	1 125			μs ns

AR TIMER CHARACTERISTICS

(T_A = -25 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
t _{RES}	Resolution		$\frac{1}{f_{INT}}$			s
f _{ARin}	Input Frequency on ARTIMin pin	STOP Mode RUN and WAIT Modes			2 $\frac{f_{INT}}{4}$	MHz MHz
t _w	Pulse Width at ARTIMin Pin	V _{DD} = 3.0V V _{DD} ≥ 4.5V	125 125			ns ns

A/D CONVERTER CHARACTERISTICS(T_A = -25 to +85°C unless otherwise specified)


Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Res	Resolution ⁽¹⁾			8		Bit
A _{TOT}	Total Accuracy ⁽¹⁾	f _{osc} > 1.2MHz f _{osc} > 32kHz			±2 ±4	LSB
t _C ⁽²⁾	Conversion Time	f _{osc} = 8MHz		70		µs
V _{AN}	Conversion Range		V _{SS}		V _{DD}	V
ZIR	Zero Input Reading	Conversion result when V _{in} = V _{SS}	00			Hex
FSR	Full Scale Reading	Conversion result when V _{in} = V _{DD}			FF	Hex
AD _I	Analog Input Current During Conversion	V _{DD} = 4.5V			1.0	µA
AC _{IN} ⁽³⁾	Analog Input Capacitance			2	5	pF
ASI	Analog Source Impedance				30	KΩ
SSI	Analog Reference Supply Impedance				2	KΩ

Notes:

1. Noise at V_{DD}, V_{SS} < 10mV
2. With oscillator frequencies less than 1MHz, the A/D Converter accuracy is decreased.
3. Excluding Pad Capacitance.
4. ASI can be increased as long as the load of the A/D Converter input capacitor is ensured before conversion start.

PACKAGE MECHANICAL DATA

Figure 9. 28-Lead Frit Seal Ceramic Dual in Line Package, 600-Mil Width



ORDERING INFORMATION

ORDERING INFORMATION TABLE

Sales Type	OTP/EPROM	I/O	Additional Features	Temperature Range	Package
ST62T94B8	OTP 4K Bytes	21	CKOUT Pin	-25° to + 85°C	PDIP28
ST62T94M8					PSO28
ST62E94F1	EPROM 4K Bytes	21	CKOUT Pin	0 to + 70°C	CDIP28

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All rights reserved.

Purchase of I²C Components by SGS-THOMSON Microelectronics conveys a license under the Philips I²C Patent. Rights to use these components in an I²C system is granted provided that the system conforms to the I²C Standard Specification as defined by Philips.

SGS-THOMSON Microelectronics Group of Companies

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.