

IRF130, IRF131, IRF132, IRF133

File Number 1566

Power MOS Field-Effect Transistors

N-Channel Enhancement-Mode Power Field-Effect Transistors


12A and 14A, 60V-100V
 $r_{DS(on)} = 0.18 \Omega$ and 0.25Ω

- Features:
- SOA is power-dissipation limited
 - Nanosecond switching speeds
 - Linear transfer characteristics
 - High input impedance
 - Majority carrier device


The IRF130, IRF131, IRF132 and IRF133 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-204AA steel package.

N-CHANNEL ENHANCEMENT MODE



TERMINAL DIAGRAM




Absolute Maximum Ratings

Parameter	IRF130	IRF131	IRF132	IRF133	Units
V_{DS} Drain - Source Voltage ①	100	60	100	60	V
V_{DGR} Drain - Gate Voltage ($R_{GS} = 20 K\Omega$) ①	100	60	100	60	V
$I_D @ T_C = 25^\circ C$ Continuous Drain Current	14	14	12	12	A
$I_D @ T_C = 100^\circ C$ Continuous Drain Current	9.0	9.0	8.0	8.0	A
I_{DM} Pulsed Drain Current ③	56	56	48	48	A
V_{GS} Gate - Source Voltage	± 20				V
$P_D @ T_C = 25^\circ C$ Max. Power Dissipation	75 (See Fig. 14)				W
Linear Derating Factor	0.6 (See Fig. 14)				W/°C
I_{LM} Inductive Current, Clamped	(See Fig. 15 and 16) $L = 100\mu H$				A
T_J Operating Junction and Storage Temperature Range	-55 to 150				°C
T_{stg} Lead Temperature	300 (0.083 in. [1.8mm] from case for 10s)				°C

IRF130, IRF131, IRF132, IRF133

Electrical Characteristics @TC = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS} Drain-Source Breakdown Voltage	IRF130	100	—	—	V	V _{GS} = 0V I _D = 250µA
	IRF132	—	—	—	—	
	IRF131	60	—	—	V	
	IRF133	—	—	—	—	
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250µA
I _{GSS} Gate-Source Leakage Forward	ALL	—	—	100	nA	V _{GS} = 20V
I _{GSS} Gate-Source Leakage Reverse	ALL	—	—	-100	nA	V _{GS} = -20V
I _{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250	µA	V _{DS} = Max. Rating, V _{GS} = 0V
I _{D(on)} On-State Drain Current ②	IRF130	14	—	—	A	V _{DS} > I _{D(on)} × R _{DS(on)} max., V _{GS} = 10V
	IRF131	—	—	—	—	
R _{DS(on)} Static Drain-Source On-State Resistance ②	IRF130	—	0.14	0.18	Ω	V _{GS} = 10V, I _D = 8.0A
	IRF131	—	—	—	—	
	IRF132	—	0.20	0.25	Ω	
	IRF133	—	—	—	—	
g _{fS} Forward Transconductance ②	ALL	4.0	5.5	—	S (Ω)	V _{DS} > I _{D(on)} × R _{DS(on)} max., I _D = 8.0A
C _{iss} Input Capacitance	ALL	—	600	800	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0 MHz
C _{oss} Output Capacitance	ALL	—	300	500	pF	See Fig. 10
C _{rss} Reverse Transfer Capacitance	ALL	—	100	150	pF	
t _{d(on)} Turn-On Delay Time	ALL	—	—	30	ns	V _{DD} = 38V, I _D = 8.0A, Z _θ = 160
t _r Rise Time	ALL	—	—	75	ns	See Fig. 17
t _{d(off)} Turn-Off Delay Time	ALL	—	—	40	ns	(MOSFET switching times are essentially independent of operating temperature.)
t _f Fall Time	ALL	—	—	45	ns	
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	18	30	nC	V _{GS} = 10V, I _D = 18A, V _{DS} = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q _{gs} Gate-Source Charge	ALL	—	9.0	—	nC	
Q _{gd} Gate-Drain ("Miller") Charge	ALL	—	9.0	—	nC	
L _D Internal Drain Inductance	ALL	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.
L _S Internal Source Inductance	ALL	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.



Thermal Resistance

R _{thJC} Junction-to-Case	ALL	—	—	1.67	°C/W	
R _{thCS} Case-to-Sink	ALL	—	0.1	—	°C/W	Mounting surface flat, smooth, and greased.
R _{thJA} Junction-to-Ambient	ALL	—	—	30	°C/W	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	IRF130	—	—	14	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRF132	—	—	12	A	
	IRF133	—	—	—	—	
I _{SM} Pulse Source Current (Body Diode) ③	IRF130	—	—	56	A	
	IRF132	—	—	48	A	
V _{SD} Diode Forward Voltage ②	IRF130	—	—	2.5	V	T _C = 25°C, I _S = 14A, V _{GS} = 0V
	IRF131	—	—	2.3	V	T _C = 25°C, I _S = 12A, V _{GS} = 0V
t _{rr} Reverse Recovery Time	ALL	—	360	—	ns	T _J = 150°C, I _F = 14A, di _F /dt = 100A/µs
Q _{RR} Reverse Recovered Charge	ALL	—	2.1	—	µC	T _J = 150°C, I _F = 14A, di _F /dt = 100A/µs
t _{on} Forward Turn on Time	ALL	Intrinsic turn on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① T_J = 25°C to 150°C. ② Pulse Test Pulse width < 300µs, Duty Cycle < 2%. ③ Repetitive Rating Pulse width limited by max junction temperature See Transient Thermal Impedance Curve (Fig. 5).

IRF130, IRF131, IRF132, IRF133




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF130, IRF131, IRF132, IRF133




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage



IRF130, IRF131, IRF132, IRF133




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit