
ML610Q380/ML610Q383

ML610Q384/ML610Q385

8-bit Microcontroller with Voice Output Function

GENERAL DESCRIPTION

Equipped with a 8-bit CPU nX-U8/100, the ML610Q380/383/384/385 is a high-performance 8-bit CMOS microcontroller that integrates a wide variety of peripherals such as 12-bit A/D converter, timer, PWM, synchronous serial port, UART, I2C bus interface (master), Battery level detect circuit, LCD driver, voice output function and speaker amplifier. The nX-U8/100 CPU is capable of executing instructions efficiently on a one-instruction-per-clock-pulse basis through parallel processing by the 3-stage pipelined architecture. In addition, it has an on-chip debugging function, which allows software debugging/rewriting with the LSI mounted on the board.

FEATURES

- CPU
 - 8-bit RISC CPU (CPU name: nX-U8/100)
 - Instruction system: 16-bit instructions
 - Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
 - On-Chip debug function
 - Minimum instruction execution time
 - Approx 30.5 μ s (at 32.768kHz system clock)
 - Approx 0.122 μ s (at 8.192MHz system clock) @ $DV_{DD} = 2.2$ to 5.5V
- Internal memory
 - Has 128-Kbyte flash ROM(64K \times 16-bit) built in. (1K byte of test domain that it cannot be used is included)
 - Has 2-Kbyte RAM (2048 \times 8 bits) built in.
 - Has maximum of 16-Mbit P2ROM (only ML610Q383/384/385)
 - P2ROM capacity: ML610Q383 (4M bit), ML610Q384 (8M bit), and ML610Q385 (16M bit)
- Interrupt controller
 - 2 non-maskable interrupt sources (Internal source: 1, External source: 1)
 - 24 maskable interrupt sources (Internal source: 20, External source: 4)
- Time base counter
 - Low-speed time base counter \times 1 channel
 - High-speed time base counter \times 1 channel
- Watchdog timer
 - Generates a non-maskable interrupt upon the first overflow and a system reset occurs upon the second
 - Free running
 - Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s)
- Timers
 - 8 bits \times 6ch (16-bit configuration available)

- PWM
 - Resolution 16 bits × 2 channel(IGBT control)
- Voice output function
 - Voice synthesis method: 4-bit ADPCM2 / 8bit non-linear PCM / straight 8-bit PCM / straight 16-bit PCM
 - Sampling frequency: 6.4/8/10.7/12.8/16/21.3/25.6/32 kHz
- D/A converter
 - 12-bit D/A converter
- Speaker amplifier output power
 - 0.6W(at 5V)
 - Thermal detection circuit
 - Disconnection detection circuit
- Synchronous serial port
 - 2ch (For ML610Q383/384/385, SSIO1 is used for P2ROM access inside a chip.)
 - Master/slave selectable
 - LSB first/MSB first selectable
 - 8-bit length/16-bit length selectable
- UART
 - Half-duplex
 - TXD/RXD × 2 channels
 - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
 - Positive logic/negative logic selectable
 - Built-in baud rate generator
- I²C bus interface
 - Master function only
 - Fast mode (400kbit/s@4MHz), Standard mode (100kbit/s@4MHz)
- Successive approximation type A/D converter
 - 10-bit A/D converter
 - Input: 8ch (Maximum)
 - Conversion time: 12.75μs per channel
- General-purpose ports ×45 (Maximum)
 - Non-maskable interrupt input port × 1ch
 - Input-only port × 6ch
 - Output-only port × 4ch (including secondary functions)
 - Input/output × 18ch (including secondary functions)
 - Input/output × 16ch (including LCD driver functions)
- LCD driver
 - 96 dots max. (24 seg × 4 com), 1/1 to 1/4 duty
 - Frame frequency selevelable (approx. 64Hz, 73Hz, 85Hz, 102Hz, 32Hz, 128Hz, 171Hz, and 256Hz)
 - LCD drive stop mode, LCD display mode, all LCDs on mode, and all LCDs off mode selectable
- Power supply voltage detect function
 - Judgment voltages: One of 4 levels
 - Judgment accuracy: ±2% (Typ.)

- Reset
 - Reset through the RESET_N pin
 - Reset by the watchdog timer (WDT) overflow
- Clock
 - Low-speed clock (This LSI can not guarantee the operation without low-speed clock)
Crystal oscillation (32.768 kHz) or Built-in RC oscillation (32.7kHz)
 - High-speed clock
Built-in oscillation (8.192MHz), Crystal/Ceramic oscillation (8MHz), external clock
- Power management
 - HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
 - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
 - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
 - Block control function: Operation of an intact functional block circuit is powered down. (register reset and clock stop)
- Shipment
 - 80-pin QFP (P-QFP80-1414-0.80-TK9-MC)
ML610Q380-xxxGA (blank product: ML610Q380-NNNGA)
ML610Q383-xxxGA (blank product: ML610Q383-NNNGA)
ML610Q384-xxxGA (blank product: ML610Q384-NNNGA)
ML610Q385-xxxGA (blank product: ML610Q385-NNNGA)


xxx: ROM code number
- Guaranteed operating range
 - Operating temperature: -40°C to 70°C
 - Operating voltage: $DV_{DD} = P5V_{DD} = 2.2\text{V}$ to 5.5V , $SPV_{DD} = 4.5\text{V}$ to 5.5V , $V_{REF} = 4.5\text{V}$ to 5.5V

BLOCK DIAGRAM

Block diagram of ML610Q380

Figure 1-1 is a block diagram of the ML610Q380.


Symbols with an asterisk “*” indicate that each of them is the secondary or tertiary function of the corresponding port.



Block diagram of ML610Q383/384/385

Figure 1-2 is a block diagram of the ML610Q383/384/385.


Symbols with an asterisk “*” indicate that each of them is the secondary or tertiary function of the corresponding port.



- *1 Secondary or tertiary function
- *2 Select I/O port or LCD driver
- *3 Select I/O port or A/D converter input
- *4 For P2ROM


PIN CONFIGURATION (ML610Q383/384/385)

ML610Q380 QFP package product



NC: No Connection

ML610Q383/384/385 QFP package product



LIST OF PINS

Pin No.	Primary function			Secondary function			Tertiary function		
	Pin name	I/O	Description	Pin name	I/O	Description	Pin name	I/O	Description
12,67	V _{SS}	—	Negative power supply pin	—	—	—	—	—	—
13	DV _{DD}	—	Positive power supply pin	—	—	—	—	—	—
14	V _{DDL}	—	Power supply for internal logic (internally generated)	—	—	—	—	—	—
60	SPV _{SS}	—	Negative power supply pin for built-in speaker amplifier	—	—	—	—	—	—
59	SPV _{DD}	—	Positive power supply pin for built-in speaker amplifier	—	—	—	—	—	—
71	P5V _{DD} ^{*1}	—	For P50 to P53 power supply pin	—	—	—	—	—	—
	V _{DDR} ^{*2}	—	For P2ROM SIOport power supply pin	—	—	—	—	—	—
70	PVPP ^{*2}	—	High voltage power supply pin of data to building P2ROM	—	—	—	—	—	—
17	V _{PP}	—	Power supply pin for Flash ROM	—	—	—	—	—	—
22	V _{L1}	—	Power supply pin for LCD bias	—	—	—	—	—	—
23	V _{L2}	—	Power supply pin for LCD bias	—	—	—	—	—	—
24	V _{L3}	—	Power supply pin for LCD bias	—	—	—	—	—	—
54	TEST0	I/O	Input/output pin for testing	—	—	—	—	—	—
55	TEST1_N	I/O	Input/output pin for testing	—	—	—	—	—	—
11	RESET_N	I	Reset input pin	—	—	—	—	—	—
15	XT0	I	Low-speed clock oscillation pin	—	—	—	—	—	—
16	XT1	O	Low-speed clock oscillation pin	—	—	—	—	—	—
57	AOUT	O	LINE output	—	—	—	—	—	—
58	SPIN	I	Analog input to the built-in speaker amplifier	—	—	—	—	—	—
56	SG	O	Reference power supply pin of the built-in speaker amplifier	—	—	—	—	—	—
62	SPP	O	Positive output pin of the built-in speaker amplifier	—	—	—	—	—	—
61	SPM	O	Negative output pin of the built-in speaker amplifier	—	—	—	—	—	—
76	V _{REF}	I	Reference power supply pin of Successive-approximation type ADC	—	—	—	—	—	—
53	NMI	I	Input port, non-maskable interrupt	—	—	—	—	—	—
72	P00/EXI0/ PW45EV0	I	Input port / External interrupt / PW45EV0 input	—	—	—	—	—	—
73	P01/EXI1	I	Input port / External interrupt	—	—	—	—	—	—
74	P02/EXI2/ RXD0	I	Input port / External interrupt UART0 data input	—	—	—	—	—	—
75	P03/EXI3/ RXD1	I	Input port / External interrupt / UART1 data input	—	—	—	—	—	—
18	P10	I	Input port	OSC0	I	High-speed clock oscillation pin	—	—	—
19	P11	I	Input port	OSC1	O	High-speed clock oscillation pin	—	—	—
63	P20/ LED0	O	Output port / LED drive	LSCLK	O	Low-speed clock output	—	—	—
64	P21/ LED1	O	Output port / LED drive	OUTCLK	O	Low-speed clock output	—	—	—
65	P22/ LED2	O	Output port / LED drive	—	—	—	TM9OUT	O	Timer9 output
66	P23/ LED3	O	Output port / LED drive	—	—	—	TMBOUT	O	TimerB output

Pin No.	Primary function			Secondary function			Tertiary function		
	Pin name	I/O	Description	Pin name	I/O	Description	Pin name	I/O	Description
77	P30/ PW45EV1 /AIN0	I/O	Input/output port / PW45EV1 input / Successive approximation type ADC input	—	—	—	—	—	—
78	P31/AIN1	I/O	Input/output port / Successive approximation type ADC input	—	—	—	—	—	—
79	P32/AIN2	I/O	Input/output port / Successive approximation type ADC input	—	—	—	—	—	—
80	P33/AIN3	I/O	Input/output port / Successive approximation type ADC input	—	—	—	—	—	—
5	P34	I/O	Input/output port	—	—	—	PWM4	O	PWM4 output
6	P35	I/O	Input/output port	—	—	—	PWM5	O	PWM5 output
7	P40	I/O	Input/output port	SDA	I/O	I ² C data input/output	SIN0	I	SSIO0 data input
8	P41	I/O	Input/output port	SCL	I/O	I ² C clock input/output	SCK0	I/O	SSIO0 synchronous clock input/output
9	P42	I/O	Input/output port	RXD0	I	UART0 data input	SOUT0	O	SSIO0 data output
10	P43	I/O	Input/output port	TXD0	O	UART0 data output	PWM4	O	PWM4 output
1	P44/ T0P4CK/ AIN4	I	Input port / Timer0 external clock input / PWM4 external clock input/ Successive approximation type ADC input	—	—	—	SIN0	I	SSIO0 data input
2	P45/ T1P5CK/ AIN5	I	Input port / Timer1 external clock input / PWM5 external clock input/ Successive approximation type ADC input	—	—	—	SCK0	I/O	SSIO0 synchronous clock input/output
3	P46/ T8ACK/ AIN6	I	Input port / Timer8 external clock input / TimerA external clock input / Successive approximation type ADC input	—	—	—	SOUT0	O	SSIO0 data output
4	P47/ T9BCK/ AIN7	I	Input port / Timer9 external clock input / TimerB external clock input / Successive approximation type ADC input	—	—	—	PWM5	O	PWM5 output
68	P50 ¹ TESTO0 ²	I/O	Input/output port	—	—	—	SIN1	I	SSIO1 data input
20	P51 ¹ TESTO1 ²	I/O	Input/output port	—	—	—	SCK1	I/O	SSIO1 synchronous clock input/output
21	P52 ¹ TESTO2 ²	I/O	Input/output port	RXD1	I	UART1 data input	SOUT1	O	SSIO1 data output
69	P53 ¹ TESTO3 ²	I/O	Input/output port	TXD1	O	UART1 data input	—	—	—
28	COM0	O	LCD common pin	—	—	—	—	—	—
27	COM1	O	LCD common pin	—	—	—	—	—	—
26	COM2	O	LCD common pin	—	—	—	—	—	—
25	COM3	O	LCD common pin	—	—	—	—	—	—
29	SEG0	O	LCD segment pin	—	—	—	—	—	—
30	SEG1	O	LCD segment pin	—	—	—	—	—	—
31	SEG2	O	LCD segment pin	—	—	—	—	—	—
32	SEG3	O	LCD segment pin	—	—	—	—	—	—

Pin No.	Primary function			Secondary function			Tertiary function		
	Pin name	I/O	Description	Pin name	I/O	Description	Pin name	I/O	Description
33	SEG4	O	LCD segment pin	—	—	—	—	—	—
34	SEG5	O	LCD segment pin	—	—	—	—	—	—
35	SEG6	O	LCD segment pin	—	—	—	—	—	—
36	SEG7	O	LCD segment pin	—	—	—	—	—	—
37	PC0	I/O	Input/output port	SEG8	O	LCD segment pin	—	—	—
38	PC1	I/O	Input/output port	SEG9	O	LCD segment pin	—	—	—
39	PC2	I/O	Input/output port	SEG10	O	LCD segment pin	—	—	—
40	PC3	I/O	Input/output port	SEG11	O	LCD segment pin	—	—	—
41	PC4	I/O	Input/output port	SEG12	O	LCD segment pin	—	—	—
42	PC5	I/O	Input/output port	SEG13	O	LCD segment pin	—	—	—
43	PC6	I/O	Input/output port	SEG14	O	LCD segment pin	—	—	—
44	PC7	I/O	Input/output port	SEG15	O	LCD segment pin	—	—	—
45	PD0	I/O	Input/output port	SEG16	O	LCD segment pin	—	—	—
46	PD1	I/O	Input/output port	SEG17	O	LCD segment pin	—	—	—
47	PD2	I/O	Input/output port	SEG18	O	LCD segment pin	—	—	—
48	PD3	I/O	Input/output port	SEG19	O	LCD segment pin	—	—	—
49	PD4	I/O	Input/output port	SEG20	O	LCD segment pin	—	—	—
50	PD5	I/O	Input/output port	SEG21	O	LCD segment pin	—	—	—
51	PD6	I/O	Input/output port	SEG22	O	LCD segment pin	—	—	—
52	PD7	I/O	Input/output port	SEG23	O	LCD segment pin	—	—	—

*1: It applies to ML610Q380., *2: It applies to ML610Q383/384/385.

Supplementation: Only ML610Q383/384/385. (ML610Q380 doesn't correspond.)
 P50 to P53 is connected with building P2ROM by the inside of the chip into,
 and each function exists.
 (The external pin name becomes TESTO0 to TESTO3. Please give the external terminal processing to
 me as an opening.)

Connected with P2ROM content is shown as follows.

The pins of built-in P2ROM	Explanation
PSO	Serial-data output connected with P50/SIN1 (Tertiary functional) inside.
PSCK	Serial-data output connected with P51/SCK1 (Tertiary functional) inside
PSI	Serial-data input connected with P52/SOUT1 (Tertiary functional) inside
PCSB	Chip select input connected with P53 (Primary functional) inside

PIN DESCRIPTION

Pin name	I/O	Description	Primary/ Secondary	Logic
Power supply				
V _{SS}	—	Negative power supply pin	—	—
DV _{DD}	—	Positive power supply pin	—	—
V _{DDL}	—	Positive power supply pin for internal logic (internally generated). Connect capacitors (C _L) (see Measuring Circuit 1) between this pin and V _{SS} .	—	—
SPV _{SS}	—	Negative power supply pin for built-in speaker amplifier	—	—
SPV _{DD}	—	Positive power supply pin for built-in speaker amplifier	—	—
P5V _{DD}	—	Port5 IF power supply pin.(Only ML610Q380) supply the power supply of the SPI memory when you connect the SPI memory with external.Besides, supply the same level as DVDD.	—	—
V _{DDR}	—	P2ROM built in Positive power supply(Inner generation) pin. (Only ML610Q383/384/385)Connect capacitors (C _R) (see Measuring Circuit 1) between this pin and V _{SS} .	—	—
PVPP	—	High voltage power supply pin of the data write to building P2ROM into. Besides, fix at the VSS level.	—	—
V _{PP}	—	Power supply pin for programming Flash ROM.	—	—
V _{L1}	—	Power supply pins for LCD bias (external input)	—	—
V _{L2}	—	Power supply pins for LCD bias (external input)	—	—
V _{L3}	—	Power supply pins for LCD bias (external input)	—	—
Test				
TEST0	I/O	Input/output pin for testing. Has a pull-down resistor built in.	—	Positive
TEST1_N	I/O	Input/output pin for testing. Has a pull-up resistor built in.	—	Negative
System				
RESET_N	I	Reset input pin. When this pin is set to a “L” level, the device is placed in system reset mode and the internal circuit is initialized. If after that this pin is set to a “H” level, program execution starts. This pin has a pull-up resistor built in.	—	Negative
XT0	I	Crystal connection pin for low-speed clock. A 32.768 kHz crystal oscillator (see measuring circuit 1) is connected to this pin. Capacitors C _{DL} and C _{GL} are connected across this pin and V _{SS} as required.	—	—
XT1	O		—	—
OSC0	I	External input pin for high-speed clock. This function is allocated to the secondary function of the P10 pin.	Secondary	—
OSC1	O		Secondary	—
LSCLK	O	Low-speed clock output. This function is allocated to the secondary function of the P20 pin.	Secondary	—
OUTCLK	O	High-speed clock output. This function is allocated to the secondary function of the P21 pin.	Secondary	—
General-purpose input port				
P00 to P03	I	General-purpose input ports. Provided with a secondary function for each port. Cannot be used as ports if their secondary functions are used.	Primary	Positive
P10 to P11	I			
General-output input port				
P20 to P23	O	General-purpose output ports.Provided with a secondary function for each port. Cannot be used as ports if their secondary functions are used.	Primary	Positive

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
General-purpose input/output port				
P30 to P35	I/O	General-purpose input/output ports. Provided with a secondary function for each port. Cannot be used as ports if their secondary functions are used.	Primary	Positive
P40 to P47				
P50 to P53				
PC0 to PC7	I/O	General-purpose input/output ports. Provided with a LCD segment for each port. Cannot be used as ports if LCD segment are used.		
PD0 to PD7				
UART				
TXD0	O	UART0 data output pin. Allocated to the secondary function of the P43 pin.	Secondary	Positive
RXD0	I	UART0 data input pin. Allocated to the primary function of the P02 pin and the secondary function of the P42 pin.	Secondary	Positive
TXD1	O	UART1 data output pin. Allocated to the secondary function of the P53 pin.	Secondary	Positive
RXD1	I	UART1 data input pin. Allocated to the primary function of the P03 pin and the secondary function of the P52 pin.	Secondary	Positive
I ² C bus interface				
SDA	I/O	I ² C data input/output pin. This pin is used as the secondary function of the P40 pin. This pin has an NMOS open drain output. When using this pin as a function of the I ² C, externally connect a pull-up resistor.	Secondary	Positive
SCL	I/O	I ² C clock output pin. This pin is used as the secondary function of the P41 pin. This pin has an NMOS open drain output. When using this pin as a function of the I ² C, externally connect a pull-up resistor.	Secondary	Positive
Synchronous serial (SSIO)				
SIN0	I	Synchronous serial data input pin. Allocated to the tertiary function of the P40 pin and P44 pin.	Tertiary	Positive
SCK0	I/O	Synchronous serial clock input/output pin. Allocated to the tertiary function of the P41 pin and P45 pin.	Tertiary	—
SOUT0	O	Synchronous serial data output pin. Allocated to the tertiary function of the P42 pin and P46 pin.	Tertiary	Positive
SIN1	I	Synchronous serial data input pin. Allocated to the tertiary function of the P50 pin .	Tertiary	Positive
SCK1	I/O	Synchronous serial clock input/output pin. Allocated to the tertiary function of the P51 pin.	Tertiary	—
SOUT1	O	Synchronous serial data output pin. Allocated to the tertiary function of the P52 pin.	Tertiary	Positive
PWM				
PWM4	O	PWM4 output pin. Allocated to the tertiary function of the P34 and P43 pins.	Tertiary	Positive
PWM5	O	PWM5 output pin. Allocated to the tertiary function of the P35 and P47 pins.	Tertiary	Positive
T0P4CK	I	External clock input pin for timer 0 and PWM4. Allocated to the primary function of the P44 pin.	Primary	—
T1P5CK	I	External clock input pin for timer 1 and PWM5. Allocated to the primary function of the P45 pin.	Primary	—
PW45EV0 PW45EV1	I	Control start /stop pin for PWM4 and PWM5. Allocated to the primary function of the P00 pin and P30 pin.	Primary	—

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
External interrupt				
NMI	I	External non-maskable interrupt input pin. The interrupt occurs on both the rising and falling edges.	Primary	Positive/ Negative
EXI0–EXI3	I	External maskable interrupt input pins. It is possible, for each bit, to specify whether the interrupt is enabled and select the interrupt edge by software. Allocated to the primary function of the P00–P03 pins.	Primary	Positive/ Negative
Timer				
T0P4CK	I	External clock input pin for timer 0 and PWM4. Allocated to the primary function of the P44 pin.	Primary	—
T1P5CK	I	External clock input pin for timer 1 and PWM5. Allocated to the primary function of the P45 pin.	Primary	—
T8ACK	I	External clock input pin for timer 8 and timer A. Allocated to the primary function of the P46 pin.	Primary	—
T9BCK	I	External clock input pin for timer 9 and timer B. Allocated to the primary function of the P47 pin.	Primary	—
TM9OUT	O	Timer9 overflow output pin. Allocated to the secondary function of the P22 pin.	Tertiary	Positive
TMBOUT	O	TimerB overflow output pin. Allocated to the secondary function of the P23 pin.	Tertiary	Positive
LED drive				
LED0-LED3	O	Pins for LED driving. Allocated to the primary function of the P20–P23 pins.	Primary	Positive/ Negative
Voice output function				
AOUT	O	LINE output pin. The case of built-in speaker amplifier use, connect with the SPIN pin.	—	—
SPIN	I	Analog input pin of the internal speaker amplifier.	—	—
SG	O	Reference voltage output pin of the internal speaker amplifier.	—	—
SPP	O	Positive output pin of the internal speaker amplifier.	—	—
SPM	O	Negative output pin of the internal speaker amplifier.	—	—
Successive-approximation type A/D converter				
V _{REF}	I	Reference power supply pin for successive approximation type A/D converter.	—	—
AIN0–AIN7	I	Analog inputs to Ch0–Ch7 of the successive-approximation type A/D converter. Allocated to the secondary function of the P30 to P33 and P44 to P47 pins.		
LCD driver				
COM0 to COM3	O	LCD common output pins.	—	—
SEG0 to SEG7	O	LCD segment output pins.	—	—
SEG8 to SEG23	O	LCD segment output pins. Allocated to the secondary function of the PC0 to PC7 and PD0 to PD7 pins.	—	—

TERMINATION OF UNUSED PINS**How to Terminate Unused Pins**

Pin	Recommended pin termination
V _{PP}	open
RESET_N	open
TEST0	open
TEST1_N	open
V _{REF}	Connect to DV _{DD}
SPV _{DD}	Connect to DV _{DD}
SPV _{SS}	Connect to DV _{SS}
P5V _{DD} *1	Connect to DV _{DD}
AOUT	open
SPIN	open
SG	open
SPP	open
SPM	open
P00 to P03	Connect DV _{DD} or V _{SS}
P10 to P11	Connect DV _{DD} or V _{SS}
P20 to P23	open
P30 to P33 (AIN0 to AIN3)	open
P34 to P35	open
P40 to P43	open
P44 to P47 (AIN4 to AIN7)	open
P50 to P53	open
COM0 to COM3	open
SEG0 to SEG7	open
PC0 to PC7 (SEG8 to 15)	open
PD0 to PD7 (SEG16 to 23)	open

Note:

*1. Only ML610Q380 is applied.

For unused input ports or unused input/output ports, if the corresponding pins are configured as high-impedance inputs and left open, the supply current may become excessively large. Therefore, it is recommended to configure those pins as either inputs with a pull-down resistor/pull-up resistor or outputs.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

(V_{SS} = SPV_{SS} = 0V)

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	DV _{DD}	Ta = 25°C	-0.3 to +7.0	V
Power supply voltage 2	SPV _{DD}	Ta = 25°C	-0.3 to +7.0	V
Power supply voltage 3	V _{PP}	Ta = 25°C	-0.3 to +9.5	V
Power supply voltage 4	V _{L1}	Ta = 25°C	-0.3 to +2.33	V
Power supply voltage 5	V _{L2}	Ta = 25°C	-0.3 to +4.66	V
Power supply voltage 6	V _{L3}	Ta = 25°C	-0.3 to +7.0	V
Power supply voltage 7	P5V _{DD}	Ta=25°C	-0.3~+7.0	V
Reference voltage	V _{REF}	Ta = 25°C	-0.3 to DV _{DD} +0.3	V
Analog input voltage	V _{AI}	Ta = 25°C	-0.3 to DV _{DD} +0.3	V
Input voltage	V _{IN}	Ta = 25°C	-0.3 to DV _{DD} +0.3	V
Output voltage	V _{OUT}	Ta = 25°C	-0.3 to DV _{DD} +0.3	V
Output current 1	I _{OUT1}	Port3,4,5,C,D,COM,SEG, Ta = 25°C	-12 to +11	mA
Output current 2	I _{OUT2}	Port2,9 Ta = 25°C	-12 to +20	mA
Power dissipation	PD	Ta = 25°C	1	W
Storage temperature	T _{STG}	—	-55 to +150	°C

Recommended Operating Conditions

(V_{SS} = SPV_{SS} = 0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	—	-40 to +70	°C
Operating voltage	DV _{DD}	—	2.2 to 5.5	V
	P5V _{DD}	—	2.2 to 5.5	
	SPV _{DD}	—	4.5 to 5.5	
Operating frequency (CPU)	f _{OP}	—	30k to 8.4M	Hz
Low-speed crystal oscillation frequency	f _{XTL}	—	32.768k	Hz
Capacitor externally connected to DV _{DD} pin	C _V	—	10±30%	μF
Capacitor externally connected to SPV _{DD} pin	C _{SV}	—	1±30%	μF
Capacitor externally connected to V _{PP} pin	C ₁	—	1±30%	μF
Capacitor externally connected to V _{ref} pin	C _{AV}	—	1±30%	μF
Low-speed crystal oscillation external capacitor	C _{DL}	Use 32.768KHz Crystal Oscillator DT-26S (DAISHINKU CORP.)	12 to 25	pF
	C _{GL}		12 to 25	
High-speed crystal/ceramic oscillation frequency	f _{XTH}	—	8M/8.192M	Hz
High-speed crystal oscillation external capacitor*	C _{DH}	—	47±30%	pF
	C _{GH}	—	47±30%	
Capacitor externally connected to V _{DDL} pin	C _L	—	10±30%	μF
Capacitor externally connected to V _{DDR} pin	C _R	—	1±30%	μF
Capacitor externally connected to V _{L1,2,3} pin	C _{L1,2,3}	—	0.22±30%	μF
Capacitor externally connected to AOUT pin – SPIN pin	C _{AOSP}	—	0.022±30%	μF
Capacitor externally connected to SG pin	C _{SG}	—	0.1±30%	μF

* CGH and CDH are built into, external capacity is unnecessary for CSTLS8M00G56-A0 (made by Murata Mfg.).

Flash Memory Operating Conditions

 $(V_{SS} = SPV_{SS} = 0V)$

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T_{OP}	At write/erase	0 to +40	°C
Operating voltage	DV_{DD}	At write/erase	2.7 to 5.5	V
	V_{DDL}	At write/erase ^{*1}	2.5 to 2.75	
	V_{PP}	At write/erase ¹	7.7 to 8.3	
Maximum rewrite count	C_{EPP}	—	80	times
Data retention period	Y_{DR}	—	10	years

*1: At the writing of a flash ROM, it is necessary to supply voltage to V_{DDL} pin within the limits of the above-mentioned regulation. Pulldown resistance is built in the V_{PP} pin.


DC Characteristics (1 of 6)

 $(DV_{DD} = P5V_{DD} = SPV_{DD} = 2.2$ to $5.5V, V_{SS} = SPV_{SS} = 0V, T_a = -40$ to $+70^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Measuring circuit
High-speed crystal oscillation start time	T_{XTH}	—	—	2	20	ms	1
Low-speed crystal oscillation start time ^{*2}	T_{XTL}	—	—	0.6	2	s	
Low-speed RC oscillator frequency	f_{LCR}	—	Typ -5%	32.7k	Typ +5%	Hz	
PLL oscillation frequency	f_{PLL}	LSCLK=32.768kHz 100 clock average	Typ -1%	8.192	Typ +1%	MHz	
Reset pulse width	P_{RST}	—	100	—	—	μs	
Reset noise rejection pulse width	P_{NRST}	—	—	—	0.4		

*1: Use 32.768KHz Crystal Oscillator DT-26 (Daishinku) with capacitance $C_{GL}/C_{DL} = 12pF$.

Reset



DC Characteristics (2 of 6)(DV_{DD}= P5V_{DD}=SPV_{DD}= 4.5 to 5.5V, V_{SS} = SPV_{SS}=0V, Ta=-40 to +70°C, unless otherwise specified)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Measuring circuit
LINE amplifier output voltage range	V _{AD}	At 10kΩ load for V _{SS}	SPV _{DD} ×1/6	—	SPV _{DD} ×5/6	V	1
SG output voltage	V _{SG}	—	0.95 × SPV _{DD} /2	SPV _{DD} /2	1.05 × SPV _{DD} /2	V	
SG output resistance	R _{SG}	—	57	96	135	kΩ	
SPM, SPP output load resistance	R _{LSP}	—	—	8	—	Ω	
Speaker amplifier output power	P _{SPO1}	SPV _{DD} = 5.0V, f = 1kHz, RSPO = 8Ω, THD ≥ 10% At SPIN Input	—	0.6	—	W	
Output offset voltage between SPM and SPP with no signal present	V _{OF}	SPV _{DD} =5.0V, SPIN – SPM gain = +0dB With a load of 8Ω	-50	—	+50	mV	

DC Characteristics (3 of 6)(DV_{DD}= P5V_{DD}=SPV_{DD}= 2.2 to 5.5V, V_{SS} = SPV_{SS}=0V, Ta=-40 to +70°C, unless otherwise specified)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Measuring circuit	
BLD threshold voltage	V _{BLD}	Ta = 25°C	LD3 to 0 = 0H	Typ. -2%	2.35	Typ. +2%	V	1
			LD3 to 0 = 3H		2.80			
			LD3 to 0 = 9H		3.70			
			LD3 to 0 = FH		4.60			

DC Characteristics (4 of 6)(DV_{DD}= P5V_{DD}=SPV_{DD}= 2.2 to 5.5V, V_{SS} = SPV_{SS}=0V, Ta=-40 to +70°C, unless otherwise specified)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Measuring circuit
Supply current 1	IDD1	CPU: In STOP state Low-speed/high-speed oscillation: Stopped DV _{DD} =3.0V	—	0.7	22	μA	1
Supply current 2	IDD2	CPU: In HALT state (LTBC,WBC: Operating ^{*2}) High-speed oscillation: Stopped DV _{DD} =3.0V	—	2.0	24		
Supply current 3	IDD3	CPU: Running at 32kHz ^{*1} High-speed oscillation: Stopped DV _{DD} =3.0V	—	13	42		
Supply current 4	IDD4	CPU: Running at 8.192MHz Crystal/ceramic oscillating mode ^{*2} DV _{DD} = SPV _{DD} = 5.0V	—	5	8	mA	

*¹: Case when the CPU operating rate is 100% (with no HALT state)*²: Significant bits of BLKCON0 to BLKCON4 registers are all "1".

DC Characteristics (5 of 6)

(DV_{DD} = P5V_{DD} = SPV_{DD} = 2.2 to 5.5V, V_{SS} = SPV_{SS} = 0V, Ta = -40 to +70°C, unless otherwise specified)

Parameter	Symbol	Condition		Min.	Typ.	Max.	Unit	Measuring circuit
Output voltage 1 (P20 to P23) (P30 to P35) (P40 to P47) (P50 to P53) (PC0 to PC7) (PD0 to PD7)	VOH1	IOH1 = -0.5mA		DV _{DD} -0.5	—	—	V	2
	VOL1	IOL1 = +0.5mA		—	—	0.5		
Output voltage 2 (P20-P23)	VOL2	When LED drive mode is selected	IOL2 = +10mA DV _{DD} ≥ 4.5V	—	—	0.5		
Output voltage 3 (P40-P41)	VOL3	When I ² C mode is selected	IOL3 = +3mA	—	—	0.4		
Output leakage current (P20 to P23) (P30 to P35) (P40 to P47) (P50 to P53) (PC0 to PC7) (PD0 to PD7)	IOOH	VOH = DV _{DD} (in high-impedance state)		—	—	1	μA	3
	IOOL	VOL = V _{SS} (in high-impedance state)		-1	—	—		
Output current 1 COM0 to COM3	IOL1	VL3=3V, VOL=0.3V		15	40	—	μA	3
		VL3=5V, VOL=0.5V		100	200	—		
	IOH1	VL3=3V, VOH=2.7V		—	-30	-15		
		VL3=5V, VOH=4.5V		—	-90	-45		
Output current 2 SEG0 to SEG23	IOL2	VL3=3V, VOL=0.3V		15	30	—		
		VL3=5V, VOL=0.5V		70	150	—		
	IOH2	VL3=3V, VOH=2.7V		—	-13	-6		
		VL3=5V, VOH=4.5V		—	-40	-20		
Input current 1 (RESET_N) (TEST1_N)	IIH1	VIH1 = DV _{DD}		0	—	1	μA	4
	IIL1	VIL1 = V _{SS}		-1500	-300	-20		
Input current 2 (NMI) (P00 to P03) (P10 to P11) (P30 to P35) (P40 to P47) (P50 to P53) (PC0 to PC7) (PD0 to PD7)	IIH2	VIH2 = DV _{DD} (when pulled down)		2	30	250		
	IIL2	VIL2 = V _{SS} (when pulled up)		-250	-30	-2		
	IIH2Z	VIH2 = DV _{DD} (in high-impedance state)		—	—	1		
	IIL2Z	VIL2 = V _{SS} (in high-impedance state)		-1	—	—		
Input current 3 (TEST0)	IIH3	VIH3 = DV _{DD}		20	300	1500		
	IIL3	VIL3 = V _{SS}		-1	—	—		


DC Characteristics (6 of 6)

(DV_{DD} = P5V_{DD} = SPV_{DD} = 2.2 to 5.5V, V_{SS} = SPV_{SS} = 0V, Ta = -40 to +70°C, unless otherwise specified)


Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Measuring circuit
Input voltage 1 (RESET_N) (TEST0) (TEST1_N) (NMI) (P00 to P03) (P10 to P11) (P30 to P35) (P40 to P43) (P50 to P53) (PC0 to PC7) (PD0 to PD7)	VIH1	—	0.7× DV _{DD}	—	DV _{DD}	V	5
	VIL1	—	0	—	0.3× DV _{DD}		
Input pin capacitance (RESET_N) (TEST0) (TEST1_N) (NMI) (P00 to P03) (P10 to P11) (P30 to P35) (P40 to P43) (P50 to P53) (PC0 to PC7) (PD0 to PD7)	CIN	f = 10kHz V _{rms} = 50mV Ta = 25°C	—	—	10	pF	—

Measuring Circuits

Measuring circuit 1



Measuring circuit 2




(*1) Input logic circuit to determine the specified measuring conditions.

(*2) Measured at the specified output pins.

※1. Only ML610Q380 is applied.

※2. Only ML610Q383/384/385 is applied.


Measuring circuit 3



*1: Input logic circuit to determine the specified measuring conditions.


*2: Measured at the specified output pins.

Measuring circuit 4



*3: Measured at the specified input pins.

Measuring circuit 5




*1: Input logic circuit to determine the specified measuring conditions.

※1. Only ML610Q380 is applied.

※2. Only ML610Q383/384/385 is applied.

AC Characteristics (External Interrupt)(DV_{DD} = P5V_{DD} = SPV_{DD} = 2.2 to 5.5V, V_{SS} = SPV_{SS} = 0V, Ta = -40 to +70°C, unless otherwise specified)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
External interrupt disable period	T _{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation	2.5× sysclk	—	3.5× sysclk	μs




AC Characteristics (Synchronous Serial Port)

($V_{DD} = P5V_{DD} = SPV_{DD} = 2.2$ to $5.5V$, $V_{SS} = SPV_{SS} = 0V$, $T_a = -40$ to $+70^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
SCK input cycle (slave mode)	t_{SCYC}	High-speed oscillation stopped	10	—	—	μs
		During high-speed oscillation	500	—	—	ns
SCK output cycle (master mode)	t_{SCYC}	—	—	SCK ^(*)	—	sec
SCK input pulse width (slave mode)	t_{SW}	High-speed oscillation stopped	4	—	—	μs
		During high-speed oscillation	200	—	—	ns
SCK output pulse width (master mode)	t_{SW}	—	SCK ^(*) $\times 0.4$	SCK ^(*) $\times 0.5$	SCK ^(*) $\times 0.6$	sec
SOUT output delay time (slave mode)	t_{SD}	—	—	—	180	ns
SOUT output delay time (master mode)	t_{SD}	—	—	—	80	ns
SIN input setup time (slave mode)	t_{SS}	—	50	—	—	ns
SIN input hold time	t_{SH}	—	50	—	—	ns

*1: Clock period selected by S0CK3–0 of the serial port 0 mode register (SIO0MOD1)




*: Indicates the secondary function of the corresponding port.

AC CHARACTERISTICS (I²C Bus Interface: Standard Mode 100kHz)(DV_{DD}= P5V_{DD}=SPV_{DD}= 2.2 to 5.5V, V_{SS} = SPV_{SS}=0V, Ta=-40 to +70°C, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SCL clock frequency	f _{SCL}	—	0	—	100	kHz
SCL hold time (start/restart condition)	t _{HD:STA}	—	4.0	—	—	μs
SCL "L" level time	t _{LOW}	—	4.7	—	—	μs
SCL "H" level time	t _{HIGH}	—	4.0	—	—	μs
SCL setup time (restart condition)	t _{SU:STA}	—	4.7	—	—	μs
SDA hold time	t _{HD:DAT}	—	0	—	—	μs
SDA setup time	t _{SU:DAT}	—	0.25	—	—	μs
SDA setup time (stop condition)	t _{SU:STO}	—	4.0	—	—	μs
Bus-free time	t _{BUF}	—	4.7	—	—	μs

AC CHARACTERISTICS (I2C Bus Interface: Fast Mode 400kHz)(DV_{DD}= P5V_{DD}=SPV_{DD}= 2.2 to 5.5V, V_{SS} = SPV_{SS}=0V, Ta=-40 to +70°C, unless otherwise specified)


Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SCL clock frequency	f _{SCL}	—	0	—	400	kHz
SCL hold time (start/restart condition)	t _{HD:STA}	—	0.6	—	—	μs
SCL "L" level time	t _{LOW}	—	1.3	—	—	μs
SCL "H" level time	t _{HIGH}	—	0.6	—	—	μs
SCL setup time (restart condition)	t _{SU:STA}	—	0.6	—	—	μs
SDA hold time	t _{HD:DAT}	—	0	—	—	μs
SDA setup time	t _{SU:DAT}	—	0.1	—	—	μs
SDA setup time (stop condition)	t _{SU:STO}	—	0.6	—	—	μs
Bus-free time	t _{BUF}	—	1.3	—	—	μs



Electrical Characteristics of Successive Approximation Type A/D Converter(DV_{DD}= P5V_{DD}=SPV_{DD}= 4.5 to 5.5V, V_{SS} = SPV_{SS}=0V, Ta=-40 to +70°C, unless otherwise specified)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Resolution	n	—	—	—	10	bits
Integral non-linearity error	IDL	$2.7V \leq V_{REF} \leq 5.5V$	-4	—	+4	LSB
Differential non-linearity error	DNL	$2.7V \leq V_{REF} \leq 5.5V$	-3	—	+3	
Zero-scale error	V _{OFF}	—	-4	—	+4	
Full-scale error	FSE	—	-4	—	+4	
Input impedance	R _I	—	—	—	5k	Ω
Reference voltage	V _{REF}	—	4.5	—	DV _{DD}	V
Conversion time	t _{CONV}	HSCLK=3.0M to 8.4MHz	—	102	—	φ/CH


φ: Period of high-speed clock (HSCLK)



PACKAGE DIMENSIONS

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact LAPIS SEMICONDUCTOR's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



REVISION HISTORY

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
FEDL610Q380FULL-01	Mar 09, 2012	-	-	Formal edition 1

NOTES

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2011-2012 LAPIS Semiconductor Co., Ltd.