



Super Economic Digital Audio

KHTEK DA1196H

24Bit, 192KHz 6-Channel Digital to Audio Converter

General Description

DA1196H is the cost-down version of KHTEK DA1196, a digital to analog converter especially designed to work with MPEG2/AC-3 decoded data for applications such as, DVD player, home theater, set-top box, and digital TV, etc. The DA1196H integrates 6 DA channels and is pin compatible with the DA1196. The DA1196H provides customers several selectable functions via hardware control pins.

Features

High Resolution:

- 16/18/20/24/32 Bit Selectable

High Performance:

- Sampling Rate: 8KHz ~ 192KHz
- THD+N: -95 dB
- Dynamic Range: 103dB
- S/N Ratio: 103dB
- Channel Separation: 105dB

High Integration:

- 6 Audio Channels, Each Contains:
 - Over-sampling Digital Filter
 - High-Resolution Delta Sigma DAC
 - Analog Low Pass Filter
 - Output Amplifier

High Versatility

- Control via Hardware Pins
 - Right-justified or IIS Format Selectable
 - Bi-directional Mute Control Pin
 - De-emphasis for 44.1KHz Sampling Rate

28 Pin SSOP Package

Pin Configuration

1	VDD	VCC1	28
2	SCKI	VOUTR1	27
3	BCKIN	AGND	26
4	SRCIN	VOUTL1	25
5	DIN1	AGND1	24
6	DIN2	VOUTR2	23
7	DIN3	AGND	22
8	NC	VOUTL2	21
9	MUTEC	AGND2	20
10	NC	VOUTR3	19
11	DGND	AGND	18
12	I ² S	VOUTL3	17
13	IWL	CAP	16
14	DEM	VCC2	15



Pin Assignments

Pin	Name	I/O	Description
1	VDD	PWR	Digital Power Supply
2	SCKI	IN	External Master/System Clock Input
3	BCKIN	IN	Bit Clock Input for Audio Data
4	SRCIN	IN	Sample Rate Clock Input
5	DIN1	IN	Audio Data Input to DAC1
6	DIN2	IN	Audio Data Input to DAC2
7	DIN3	IN	Audio Data Input to DAC3
8	NC	IN	Not Connected (Don't Care)
9	MUTE _C	IN	Mute Control, Active "High". To Mute, Pull this pin "High".
		OUT	Output Pin to Control External Mute Circuit.
10	NC		Not Connected (Don't Care)
11	DGND	GND	Digital Ground
12	I ² S	IN	Audio Input Format Selection
13	IWL	IN	Input Word Length Selection
14	DEM	IN	De-emphasis Control. Set this pin "High" to Enable De-emphasis Function.
15	VCC2	PWR	Analog Power
16	CAP	-	Analog Common Mode Pin
17	VOU _T L3	OUT	L-Channel Output from DAC3
18	AGND	GND	Analog Ground
19	VOU _T R3	OUT	R-Channel Output from DAC3
20	AGND2	GND	Analog Ground
21	VOU _T L2	OUT	L-Channel Output from DAC2
22	AGND	GND	Analog Ground
23	VOU _T R2	OUT	R-Channel Output from DAC2
24	AGND1	GND	Analog Ground
25	VOU _T L1	OUT	L-Channel Output from DAC1
26	AGND	GND	Analog Ground
27	VOU _T R1	OUT	R-Channel Output from DAC1
28	VCC1	PWR	Analog Power

Note:

- All digital input pins have Schmitt triggers and internal pull-up resistors except the MUTE pin, which have internal pull-down resistors.
- Logic high is denoted as either "H" or "1"; logic low is denoted as either "L" or "0" in this document.

Absolute Maximum Rating

Power Supply Voltage	+ 6.5V
+VCC to VDD Difference	+/- 0.1V
Input Logic Voltage	-0.3V to (VDD + 0.3V)
Power Dissipation	600mW
Operating Temperature Range	-25 C to +85 C
Storage Temperature	-55 C to +125 C



ESD Sensitive Device

Although DA1196H is furnished with KHTEK's proprietary ESD protection circuitry, proper ESD precaution is still recommended to avoid performance degradation or permanent damage.

Ordering and Package Information

Model	Package	Package Drawing No.
DA1196H	28 pin SSOP	128 -SS

Package drawing is at the end of this data sheet



Specifications

Electrical Characteristics:

VCC1=VCC2=VDD=5V/3.3V, @ 25 °C, fs=48kHz, 24Bit input data, System Clock = 384/256fs.

Parameter	Conditions	Min	Type	Max	Unit
Sampling Frequency		16	96	192	KHz
System Clock Frequency	128fs	1.024	6.144	24.5760	MHz
	192fs	1.536	9.216	36.8640	MHz
	256fs	2.048	12.288	49.1520	MHz
	384fs	3.072	18.432	73.7280	MHz
	512fs	4.096	24.576		MHz
	768fs	6.144	36.864		MHz
Audio Data Format	Selectable		Right Justified I ² S		
Data Bit Length	Right Justified	16	24	24	Bits
	I ² S	16	24	32	Bits
Digital Input/Output					
Input Logic Level	VCC1=VCC2=VDD				
V _{IH}	Pin 2,3,4,5,6,7,9,12,13,14 ---Schmitt Trigger	52%			VDD
V _{IL}				16%	VDD
Output Logic Level	VCC1=VCC2=VDD				
V _{OH}		90%			VDD
V _{OL}				10%	VDD
DC Accuracy					
Gain Error			+/- 1	+/- 3	%FSR
Gain Mismatch Ch to Ch			+/- 1	+/- 2	%FSR

**Electrical Characteristics (Cont.):**

VCC1=VCC2=VDD=5V, @25 °C, 24Bit input data, System Clock = 384/256fs.

Parameter	Conditions	Min	Type	Max	Unit
Power Supply					
Voltage Range: VCC1, VCC2, VDD	VCC1=VCC2=VDD	4.5	5	5.5	V
Supply Current: ICC1+ICC2+IDD	@fs=44.1KHz VCC1=VCC2=VDD=5V		43		mA
Power Dissipation:			215		mW
Supply Current: ICC1+ICC2+IDD	@fs=96KHz VCC1=VCC2=VDD=5V		47		mA
Power Dissipation:			235		mW
Analog Output					
Voltage Range			0.96		Vrms
Center Voltage	Vout=0dB		2.5		V
Load Impedance		10			KOhm
Frequency Response	AC Load	0		20	KHz
Dynamic Performance					
THD+N at FS(0dB)	@fs=48KHz Fout=1kHz EIAJ, A-weighted		-95	-97	dB
THD+N at -60dB			-41	-43	dB
Dynamic Range		99	103	105	dB
SNR		99	103	105	dB
Channel Separation		103	105	108	dB
THD+N at FS(0dB)	@fs=96KHz Fout=1kHz EIAJ, A-weighted		-95	-97	dB
THD+N at -60dB			-40	-42	dB
Dynamic Range		97	102	104	dB
SNR		97	102	104	dB
Channel Separation		101	103	106	dB
THD+N at FS(0dB)	@fs=192KHz Fout=1kHz EIAJ, A-weighted		-94	-97	dB
THD+N at -60dB			-39	-40	dB
Dynamic Range		97	101	102	dB
SNR		97	101	102	dB
Channel Separation		98	100	103	dB

**Electrical Characteristics (Cont.):**

VCC1=VCC2=VDD=3.3V, @25 °C, 24Bit input data, System Clock = 384/256fs.

Parameter	Conditions	Min	Type	Max	Unit
Power Supply					
Voltage Range: VCC1, VCC2, VDD	VCC1=VCC2=VDD	3	3.3	3.6	V
Supply Current: ICC1+ICC2+IDD	@fs=44.1KHz VCC1=VCC2=VDD=3.3V		27		mA
Power Dissipation:			89		mW
Supply Current: ICC1+ICC2+IDD	@fs=96KHz VCC1=VCC2=VDD=3.3V		30		mA
Power Dissipation:			99		mW
Analog Output					
Voltage Range			0.635		Vrms
Center Voltage	Vout=0dB		1.65		V
Load Impedance		10			KOhm
Frequency Response	AC Load	0		20	KHz
Dynamic Performance					
THD+N at FS(0dB)	@fs=48KHz Fout=1kHz EIAJ, A-weighted		-94	-97	dB
THD+N at -60dB			-39	-42	dB
Dynamic Range		99	101	105	dB
SNR		99	101	105	dB
Channel Separation		104	104	109	dB
THD+N at FS(0dB)	@fs=96KHz Fout=1kHz EIAJ, A-weighted		-94	-97	dB
THD+N at -60dB			-38	-41	dB
Dynamic Range		97	100	104	dB
SNR		97	100	104	dB
Channel Separation		102	102	107	dB
THD+N at FS(0dB)	@fs=192KHz Fout=1kHz EIAJ, A-weighted		-93	-97	dB
THD+N at -60dB			-36	-39	dB
Dynamic Range		97	98	102	dB
SNR		97	98	102	dB
Channel Separation		99	99	104	dB



Timing Characteristics:


SCKI/Master Clock Input Timing:

Timing Parameter

@25°C, fs=48kHz, 24Bit input data, System Clock = 384/256fs

Parameter	Symbol	Value	Unit
Master Clock Timing			
SCKI clock high level	SCKIH	>10	ns
SCKI clock low level	SCKIL	>10	ns

Timing Diagram




Data Input Timing:

Timing Parameter:

@25°C, fs=48kHz, 24Bit input data, System Clock = 384/256fs

Parameter	Symbol	Value	Unit
Data Input Timing			
DIN setup time	tds	>30	ns
DIN hold time	tdh	>30	ns
BCKIN high-level, low-level	tbcwh, tbcwl	>50	ns
BCKIN pulse cycle time	tbcy	>100	ns
BCKIN rising edge to SRCIN	tbsr	>30	ns
SRCIN to BCKIN rising edge	tsrb	>30	ns


Timing Diagram





Functional Description

Functional Block Diagram



System Clock

The system clock must be 128fs, 192fs, 256fs, 384fs, 512fs, or 768fs, where fs is the standard audio frequency including 32KHz, 44.1KHz, 48KHz, 96KHz, or 192KHz. The system clock can be input via SCKI (pin2) from an external clock and is used to operate the digital filter and delta sigma modulator. The system clock should be synchronized with SRCIN (pin4) – sampling rate clock. If the phase difference between them becomes greater than 6 bit BCKIN (pin3), the synchronization will be automatically performed and at this time the analog outputs are forced to VCC/2 by the chip.

Table-1 System Clock and Sampling Rate


Sampling Rate fs	System Clock Frequency (MHz)					
	128 fs	192 fs	256fs	384fs	512fs	768fs
32KHz	4.0960	6.1440	8.1920	12.2880	16.3840	24.5760
44.1KHz	5.6448	8.4670	11.2896	16.9340	22.5792	33.8688
48KHz	6.1440	9.2160	12.2880	18.4320	24.5760	36.8640
96KHz	12.2880	18.4320	24.5760	36.8640	49.1520	73.7280
192KHz	24.5760	36.8640	49.1520	73.7280	-	-




Serial Digital Audio Data Input Interface

The digital audio information is applied to DA1196H via DIN1/2/3 (pin 5, 6, 7) for audio data input, via SRCIN (pin 4) for sampling rate clock, and via BCKIN (pin 3) for bit clock. The DA1196H supports right justified/normal data format and I²S data format. All data formats are MSB first and two's complement. The I²S format supports word length from 16 Bit to 32 Bit, but the right justified format supports word length only up to 24 Bit. The I²S data format, which is compatible with Philips serial data protocol, is left justified and one bit clock delay between SRCIN and data MSB. The relationship of the three audio input signals, DIN, SRCIN, and BCKIN is illustrated in the following figures for three formats:

Right Justified/Normal Format



I²S Format



- Note: 1. Logic high is denoted as either "H" or "1"; logic low is denoted as either "L" or "0" in this document.
- 2. With IIS format, the word length can go up to 32 Bit as long as the SRCIN period can accommodate.

Multi-Functions & Controls

The logic levels set on the hardware pins – MUTE_C (pin 9), I²S (pin 12), IWL (pin 13), and DEM (pin 14) control a few functions implemented in the DA1196H.

Audio Data Format Selection

I²S (pin12) and IWL (pin13) together can be used to obtain different input data format and word length. The proper settings are shown in the following table:



Table-2 Selectable Input Data Formats and Word Length

Input Data Format	I ² S (pin12)	IWL (pin13)
Normal Format -16Bit	0	0
Normal Format -20Bit	0	1
Normal Format -24Bit	1	0
I ² S	1	1

Soft Mute Function and Control

Soft mute function is implemented for all DAC channels in DA1196H. It takes 256/fs seconds for DAC to soft mute its output; therefore the time needed to soft mute the DAC depends on the sampling rate used.

A bi-directional MUTE (pin 9) controls this function. When MUTE (pin 9) is used as a control input pin, a logic “0” on MUTE pin (pin 9) allows for a normal operation; while a logic “1” on MUTE pin (pin9) would force the outputs to be soft muted.

Table-3 Selectable Mute Function

MUTE (pin 9)	Mute Function
0	OFF
1	ON

The Mute Control pin MUTE (pin 9) can be used as an output pin to control the external mute circuit to suppress the clicks and pops that often occur during power up stage; the irritating noises when clocks are not correct as specified; or the unpleasant DC tone when the input data on both channels is zeros or ones for more than 8192 consecutive cycles of SRCIN. The MUTE pin (pin 16) goes high when any of the situations described above occurs to activate the external mute circuit. It will go back to low when power and clocks are stabilized or a non-zero input data occurs on either channel.


The use of the external mute circuit is not mandatory for special cases having been taken within the DA1196H to minimize the problems described above. However it is recommended for designs requiring extreme quietness in above situations.

De-emphasis Function and Control

The De-emphasis function is controlled by the DEM (pin14) in hardware mode. A logic “0” on DEM pin (pin 14) allows for a normal operation; while a logic “1” on DEM pin (pin 14) would enable the de-emphasis function.

Table-5 De-emphasis Function


DEM (pin14)	De-emphasis
0	OFF
1	ON





Application Considerations

Application Circuit



Power Supply Connections

The power and grounding should be carefully arranged to achieve the highest performance possible. The power pins should be connected together before being connected to a clean supply and all the ground pins should be connected to the analog ground plane at locations near by the physical pins.

Power and Reference Decoupling

All switching signals, especially clocks, should be kept away from CAP (pin 16) to avoid unwanted coupling. The decoupling capacitors for CAP and power should be located on the same layer as the device and as close to the device as possible with the smaller capacitor, 0.1µF, being the closest.

Output Filtering


The internal low pass filter has 3dB bandwidth at 100kHz. To limit out of band noise, an external 3rd order filter as shown in the application circuit diagram is recommended, especially when the chip is to drive a wide band amplifier.



Package Drawing No. 128-SS

Model	Package	Package Drawing No.
DA1196H	28 pin SSOP	128-SS

Package outline drawing is shown as below:



Symbols	Dimensions in millimeters			Dimensions in inches		
	Min	Nom	Max	Min	Nom	Max
A	----	----	2.00	----	----	0.079
A1	0.05	----	----	0.002	----	----
A2	----	1.75	----	----	0.069	----
b	0.22	0.30	0.38	0.0086	0.012	0.015
c	0.13	0.15	0.20	0.0051	0.006	0.0079
D	10.08	10.20	10.34	0.397	0.402	0.407
E	7.40	7.80	8.20	0.291	0.307	0.323
E1	5.00	5.30	5.60	0.197	0.209	0.220
e	----	0.65	----	----	0.0256	----
L	0.56	0.75	0.97	0.022	0.030	0.037
θ	----	4°	8°	----	4°	8°