

IFX25401

Low Dropout Linear Voltage Regulator

IFX25401TBV IFX25401TEV IFX25401TBV50 IFX25401TEV50

Data Sheet

Rev. 1.02, 2012-08-24

Standard Power



Low Dropout Linear Voltage Regulator

IFX25401




Features

- Output Voltage Versions: 5V and Adjustable
- Very Low Current Consumption
- 400 mA Output Current Capability
- Enable Input
- Very Low Dropout Voltage
- Output Current Limitation
- Overtemperature Shutdown
- · Reverse Polarity Protection
- Wide Temperature Range; -40 °C to 125 °C
- Green Product (RoHS compliant)

Applications

- Manufacturing and Automation
- Medical Equipment
- · Building Management
- · Industrial White Goods
- · Security Systems

IFX25401 is not qualified and manufactured according to the requirements of Infineon Technologies with regards to automotive and/or transportation applications. For automotive applications please refer to the Infineon TLx (TLE, TLS, TLF.....) voltage regulator products.



PG-TO263-5



PG-TO252-5

Description

The IFX25401 is a monolithic integrated low dropout voltage regulator for load currents up to 400 mA. An input voltage up to 40 V is regulated to an adjustable voltage with a precision of $\pm 2\%$. The device is designed for harsh environments. Therefore it is protected against overload, short circuit and overtemperature conditions by the implemented output current limitation and the overtemperature shutdown circuit. The adustable output can be configured to regulate between 2.5 V and 20 V.

Due to its very low quiescent current the IFX25401 is dedicated for use in applications permanently connected to a battery. In addition the device can be switched off via the Enable input which reduces the current consumption to less than 10 μ A.

| Туре | Package | Marking |
|---------------|------------|----------|
| IFX25401TBV | PG-TO263-5 | 25401V |
| IFX25401TEV | PG-TO252-5 | 25401V |
| IFX25401TBV50 | PG-TO263-5 | 25401V50 |
| IFX25401TEV50 | PG-TO252-5 | 2540150 |

Data Sheet 2 Rev. 1.02, 2012-08-24



Block Diagram

1 Block Diagram




Figure 1 Block Diagram



Pin Configuration

2 Pin Configuration

2.1 Pin Assignment PG-TO263-5, PG-TO252-5




Figure 2 Pin Configuration (top view)

2.2 Pin Definitions and Functions PG-TO263-5, PG-TO252-5

| Pin No. | Symbol | Function |
|-----------|--------|---|
| 1 | I | Input |
| | | block to ground directly at the IC with a ceramic capacitor |
| 2 | EN | Enable |
| | | high level input signal enables the IC; |
| | | low level input signal disables the IC; |
| | | integrated pull-down resistor |
| 3 | GND | Ground |
| | | internally connected to heat slug |
| 4 | N.C. | Not Connected for IFX25401TBV50, IFX25401TEV50 |
| | | can be open or connected to GND |
| | VA | Voltage Adjust for IFX25401TBV, IFX25401TEV |
| | | connect external voltage divider to configure the output voltage |
| 5 | Q | Output |
| | | Connect a capacitor between Q and GND close to the IC pins and respect the values |
| | | specified for apacitance and ESR in "Functional Range" on Page 6 |
| Heat Slug | _ | Heat Slug |
| | | internally connected to GND; |
| | | connect to PCB/System GND and heatsink area |



General Product Characteristics

3 General Product Characteristics

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings1)

 T_i = -40 °C to 150 °C; all voltages with respect to ground, (unless otherwise specified)

| Pos. | Parameter | Symbol | Lin | nit Values | Unit | Test Condition |
|---------|----------------------|---------------|------|-------------|------|--|
| | | | Min. | Max. | | |
| Input I | | , | | - | | |
| 3.1.1 | Voltage | V_1 | -42 | 45 | V | _ |
| Enable | EN | | | | | |
| 3.1.2 | Voltage | V_{EN} | -42 | 45 | V | _ |
| Voltage | e Adjust Input VA | | | | | |
| 3.1.3 | Voltage | $V_{\sf VA}$ | -0.3 | 10 | V | _ |
| Output | Q | | | | | |
| 3.1.4 | Voltage | V_{Q} | -1 | 40 | V | _ |
| Tempe | rature | | | | | |
| 3.1.5 | Junction temperature | T_{j} | -40 | 150 | °C | _ |
| 3.1.6 | Storage temperature | T_{stg} | -50 | 150 | °C | _ |
| ESD St | usceptibility | | · | | · | |
| 3.1.7 | ESD Absorption | $V_{ESD,HBM}$ | -2 | 2 | kV | Human Body Model (HBM) ²⁾ |
| 3.1.8 | | $V_{ESD,CDM}$ | -500 | 500 | ٧ | Charge Device Model (CDM) ³⁾ |
| 3.1.9 | | | -750 | 750 | V | Charge Device Model (CDM) at corner pins ³⁾ |

¹⁾ not subject to production test, specified by design

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD susceptibility Human Body Model "HBM" according to JESD22-A114

³⁾ ESD susceptibility Charged Device Model "CDM" according to ESDA STM5.3.1



General Product Characteristics

3.2 Functional Range

| Pos. | Parameter | Symbol | Limit Values | | Unit | Remarks | |
|--------|----------------------------|--------------|----------------------|------|------|--|--|
| | | | Min. | Max. | | | |
| 3.2.10 | Input voltage | V_1 | V _Q + 0.5 | 40 | V | IFX25401TBV, IFX25401TEV; IFX25401TBV50, IFX25401TEV50 $V_{\rm Q}$ > 4 V | |
| 3.2.11 | Input voltage | V_1 | 4.5 | 40 | V | IFX25401TBV, IFX25401TEV; $V_{\rm Q}$ < 4 V | |
| 3.2.12 | Output Capacitor's | C_{Q} | 22 | _ | μF | 1) | |
| 3.2.13 | Requirements for Stability | $ESR(C_{Q})$ | _ | 3 | Ω | 2) | |
| 3.2.14 | Junction temperature | $T_{\rm j}$ | -40 | 125 | °C | _ | |

¹⁾ the minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

3.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

| Parameter | Symbol | | Limit Val | ues | Unit | Conditions |
|-----------------------------------|---|--|--|---|---|-------------------------------------|
| | | Min. | Тур. | Max. | | |
| 101TBV, IFX25401TBV50 (PG- | TO263-5) | - | | | | |
| Junction to Case ¹⁾ | R_{thJC} | - | 4 | _ | K/W | measured to heat slug |
| Junction to Ambient ¹⁾ | R_{thJA} | _ | 22 | _ | K/W | 2) |
| | | _ | 74 | _ | K/W | footprint only ³⁾ |
| | | - | 42 | _ | K/W | 300 mm² heatsink area ³⁾ |
| | | - | 34 | - | K/W | 600 mm² heatsink area ³⁾ |
| 101TEV, IFX25401TEV50 (PG- | TO252-5) | - | | | | |
| Junction to Case ¹⁾ | R_{thJC} | _ | 4 | _ | K/W | measured to heat slug |
| Junction to Ambient ¹⁾ | R_{thJA} | _ | 27 | _ | K/W | 2) |
| | | _ | 115 | _ | K/W | footprint only ³⁾ |
| | | - | 52 | - | K/W | 300 mm² heatsink area ³⁾ |
| | | - | 40 | - | K/W | 600 mm² heatsink area ³⁾ |
| | Junction to Case ¹⁾ Junction to Ambient ¹⁾ Junction to Ambient ¹⁾ Junction to Ambient ²⁾ Junction to Case ¹⁾ | Junction to Case ¹⁾ Quantity of the proof | Min. 101TBV, IFX25401TBV50 (PG-TO263-5) Junction to Case ¹⁾ R_{thJC} Junction to Ambient ¹⁾ R_{thJA} - - 101TEV, IFX25401TEV50 (PG-TO252-5) Junction to Case ¹⁾ R_{thJC} - | Min. Typ. Typ. | Min. Typ. Max. Max. Min. Typ. Max. Max. Min. Typ. Max. Max. Min. Typ. Max. Min. Typ. Max. Max. Min. Typ. Max. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Max. Min. Typ. Max. Max. Min. Typ. Min. Typ. Min. Typ. Min. Typ. Min. Typ. Min. Typ. Min. Min. Typ. Min. Min. Typ. Min. Typ. | Min. Typ. Max. |

¹⁾ Not subject to production test, specified by design.

²⁾ relevant ESR value at f = 10 kHz

²⁾ Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.



General Product Characteristics

3) Specified R_{thJA} value is according to Jedec JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 \times 114.3 \times 1.5 mm³ board with 1 copper layer (1 x 70 μ m Cu).



4 Electrical Characteristics

4.1 Electrical Characteristics Voltage Regulator

Electrical Characteristics

 $V_{\rm i}$ =13.5 V; $T_{\rm j}$ = -40 °C to 125 °C; all voltages with respect to ground (unless otherwise specified)

| Pos. | Parameter | Symbol | Li | mit Val | ues | Unit | Measuring Condition |
|--------|--|------------------------|------|---------|------|------|---|
| | | | Min. | Тур. | Max. | | |
| Output | L Q | 1 | | | | | |
| 4.1.1 | Output Voltage Accuracy ¹⁾ | ΔV_{Q} | -2 | _ | 2 | % | IFX25401TBV, IFX25401TEV $R_2 < 50 \text{ k}\Omega;$ $V_Q + 1 \text{ V} \le V_I \le 40\text{V};$ $V_I > 4.5 \text{ V};$ $5 \text{ mA} \le I_Q \le 400 \text{ mA}$ |
| 4.1.2 | Output Voltage | V_{Q} | 4.9 | 5.0 | 5.1 | V | IFX25401TBV50 IFX25401TEV50 $6 \text{ V} \le V_1 \le 28 \text{ V};$ $5 \text{ mA} \le I_Q \le 400 \text{ mA}$ |
| 4.1.3 | Output Voltage Adjustable Range ³⁾ | $V_{ m Q,range}$ | 2.5 | _ | 20 | V | IFX25401TBV, IFX25401TEV; Refer to Page 13 |
| 4.1.4 | Dropout Voltage | V_{dr} | _ | 250 | 500 | mV | $I_{\rm Q}$ = 250 mA $V_{\rm I}$ > 4.5 V; $V_{\rm dr}$ = $V_{\rm I}$ - $V_{\rm Q}^{(2)}$ |
| 4.1.5 | Load Regulation | $\Delta V_{ m Q, lo}$ | _ | 5 | 35 | mV | $I_{\rm Q}$ = 5 mA to 400 mA $V_{\rm I}$ = 4.5 V |
| 4.1.6 | Line Regulation | $\Delta V_{Q,li}$ | _ | 15 | 25 | mV | $V_{\rm I}$ = 12 V to 32 V $I_{\rm Q}$ = 5 mA |
| 4.1.7 | Output Current Limitation | I_{Q} | 400 | 600 | 1100 | mA | 2) |
| 4.1.8 | Power Supply Ripple Rejection ³⁾ | PSRR | _ | 54 | _ | dB | $f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 Vpp |
| 4.1.9 | Temperature Output Voltage Drift ³⁾ | $\frac{dV_{Q}}{dT}$ | _ | 0.5 | _ | mV/K | _ |



Electrical Characteristics

 V_i =13.5 V; T_i = -40 °C to 125 °C; all voltages with respect to ground (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Measuring Condition |
|--------|---|---------|--------------|------|------|------|--|
| | | | Min. | Тур. | Max. | | |
| Curren | t Consumption | ' | | | | • | |
| 4.1.10 | Current Consumption, Regulator Disabled | I_{q} | _ | - | 10 | μА | $V_{\rm EN}$ = 0 V $T_{\rm i} \le 100 {\rm ^{\circ}C}$ |
| 4.1.11 | Quiescent Current $I_{q} = I_{l} - I_{Q}$ | I_{q} | _ | 100 | 220 | μА | $I_{\rm Q}$ = 1 mA; $V_{\rm EN}$ = 5 V |
| 4.1.12 | Current Consumption $I_q = I_1 - I_Q$ | I_{q} | _ | 5 | 10 | mA | $I_{\rm Q}$ = 250 mA; $V_{\rm EN}$ = 5 V |
| 4.1.13 | Current Consumption $I_q = I_1 - I_Q$ | I_{q} | _ | 15 | 25 | mA | $I_{\rm Q}$ = 400 mA; $V_{\rm EN}$ = 5 V |

¹⁾ influence of resistor divider on accuracy neglected


²⁾ Measured when the output voltage $V_{\rm Q}$ has dropped 100 mV from the nominal value obtained at $V_{\rm I}$ = 13.5 V.

³⁾ not subject to production test, specified by design




4.2 Typical Performance Characteristics Voltage Regulator


Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$




Current Consumption $I_{\rm q}$ versus Low Output Current $I_{\rm Q}$




Output Voltage $V_{\rm Q}$ versus Junction Temperature $T_{ m J}$




Dropout Voltage $V_{ m dr}$ versus Output Current $I_{ m O}$








Maximum Output Current I_{Q} versus Input Voltage V_{I}



Region Of Stability: Output Capacitor's ESR $ESR(C_{\rm Q})$ versus Output Current $I_{\rm Q}$





4.3 Electrical Characteristics Enable Function


The Enable Function allows disabling/enabling the regulator via the input pin EN. The regulator is turned on in case the pin EN is connected to a voltage higher than $V_{\text{EN,H}}$. This can be e.g. the battery voltage, whereby no additional pull-up resistor is needed. The regulator can be turned off by connecting the pin EN to a voltage less than $V_{\text{EN,L}}$, e.g. GND.

Electrical Characteristics Enable V_i =13.5 V; T_j = -40 °C to 125 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


| Pos. | Parameter | Symbol | Li | Limit Values Uni | | Unit | Measuring Condition |
|--------|--------------------------|------------|------|------------------|------|------|------------------------------|
| | | | Min. | Тур. | Max. | | |
| 4.3.14 | High Level Input Voltage | $V_{EN,H}$ | 3.5 | _ | _ | V | <i>V</i> _Q ≥4.9 V |
| 4.3.15 | Low Level Input Voltage | $V_{EN,L}$ | _ | _ | 0.5 | V | <i>V</i> _Q ≤0.1 V |
| 4.3.16 | High Level Input Current | $I_{EN,H}$ | 5 | 10 | 20 | μΑ | V _{EN} = 5 V |

4.4 Typical Performance Characteristics Enable Function

Enabled Input Current I_{EN} versus Input Voltage V_{\parallel} , (Device OFF)



Enabled Input Current $I_{\rm EN}$ versus Enabled Input Voltage $V_{\rm FN}$ (Device ON)





Application Information

5 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 3 Application Diagram

A typical application circuit of the IFX25401 is shown in **Figure 3**. It shows a generic configuration of the voltage regulator with a recommended minimum number of components. The small input capacitor is not required but recommended for high frequency noise filtering. For a normal operation the fixed output voltage regulator only requires an output capacitor for stability. The adjustable output regulator requires an additional resistor network to configure the output voltage. Depending on the application conditions, additional components such as an input buffer capacitor or a reverse polarity protection diode can be considered as well.

Input Filter Capacitor

A small ceramic capacitor (e.g. 100nF in **Figure 3**) at the device's input helps filtering high frequency noise. To reach the best filter effect, this capacitor should be placed as close as possible to the device's input pin. The input filter capacitor does not have an influence on the stability of the device's regulation loop.

Output Capacitor C_0

The output capacitor is the only external component that is required because it is part of the regulation loop. To maintain stability of this regulation loop, the IFX25401 requires an output capacitor respecting the values given in **"Functional Range" on Page 6**.

Adjusting the Output Voltage of Variable Output Regulators IFX25401TBV, IFX25401TEV

The output voltage of the IFX25401TBV and the IFX25401TEV can be adjusted between 2.5 V and 20 V by an external resistor divider connected to the voltage adjust pin VA.

The VA pin is connected to the internal error amplifier comparing the voltage at this pin with the internal reference voltage (i.e. 2.5 V).



Application Information




Figure 4 External Components at Output for Variable Voltage Regulator

The output voltage can be easily calculated, neglecting the current flowing into the VA pin:

$$V_{Q} = \frac{R_1 + R_2}{R_2} \times V_{ref}$$

where

 $R_2 < 50 \text{ k}\Omega$ to neglect the current flowing into the VA pin,

with:

- $V_{\rm ref}$: internal reference voltage, typically 2.5V
- R_1 : resistor between regulator output Q and voltage adjust pin VA
- R₂: resistor between voltage adjust pin VA and GND

For a 2.5 V output voltage the output pin Q has to be directly connected to the adjust pin VA.

Take into consideration, that the accuracy of the resistors R_1 and R_2 adds an additional error to the output voltage tolerance.



Package Outlines

6 Package Outlines




Figure 5 PG-TO263-5



Package Outlines




Figure 6 PG-TO252-5

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

7 Revision History

| Revision | Date | Changes |
|----------|------------|--|
| 1.02 | 2012-08-24 | Coverpage changed, Additional information about the ENABLE pin added, Disclaimer Updated |
| 1.01 | 2009-10-19 | Coverpage changed Overview page: Inserted reference statement to TLE/TLF series. |
| 1.0 | 2009-04-28 | Initial Release |

Edition 2012-08-24

Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.