


IRG71A19UPbF

Features

- Advanced Trench IGBT Technology
- Optimized for Sustain and Energy Recovery circuits in PDP applications
- Low $V_{CE(on)}$ and Energy per Pulse (E_{PULSE}^{TM}) for improved panel efficiency
- High repetitive peak current capability
- Lead Free package

Key Parameters		
$V_{CE\ min}$	360	V
$V_{CE(on)}\ typ.\ @\ I_C = 30A$	1.49	V
$I_{RP\ max}\ @\ T_C = 25^\circ C$	170	A
$T_J\ max$	150	$^\circ C$



G	C	E
Gate	Collector	Emitter

Description

This IGBT is specifically designed for applications in Plasma Display Panels. This device utilizes advanced trench IGBT technology to achieve low $V_{CE(on)}$ and low E_{PULSE}^{TM} rating per silicon area which improve panel efficiency. Additional features are $150^\circ C$ operating junction temperature and high repetitive peak current capability. These features combine to make this IGBT a highly efficient, robust and reliable device for PDP applications.

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{GE}	Gate-to-Emitter Voltage	± 30	V
$I_C @ T_C = 25^\circ C$	Continuous Collector Current, $V_{GE} @ 15V$	30	A
$I_C @ T_C = 100^\circ C$	Continuous Collector, $V_{GE} @ 15V$	15	
$I_{NOMINAL}$	Nominal Current	15	
$I_{RP} @ T_C = 25^\circ C$	Repetitive Peak Current ①	170	W
$P_D @ T_C = 25^\circ C$	Power Dissipation	35	
$P_D @ T_C = 100^\circ C$	Power Dissipation	14	
	Linear Derating Factor	0.27	$W/^\circ C$
T_J	Operating Junction and	-40 to + 150	$^\circ C$
T_{STG}	Storage Temperature Range		
	Soldering Temperature for 10 seconds	300	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ②	—	3.6	$^\circ C/W$
$R_{\theta CS}$	Case-to-Sink, flat, greased surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient, typical socket mount	—	65	
Wt	Weight	2.0	—	g

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{CES}	Collector-to-Emitter Breakdown Voltage	360	—	—	V	$V_{GE} = 0V, I_{CE} = 250\mu A$
$\Delta BV_{CES}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.34	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_{CE} = 1\text{mA}$
$V_{CE(on)}$	Static Collector-to-Emitter Voltage	—	1.26	1.52	V	$V_{GE} = 15V, I_{CE} = 15A$ ③
		—	1.41	—		$V_{GE} = 15V, I_{CE} = 25A$ ③
		—	1.49	—		$V_{GE} = 15V, I_{CE} = 30A$ ③
		—	1.65	—		$V_{GE} = 15V, I_{CE} = 40A$ ③
		—	2.12	—		$V_{GE} = 15V, I_{CE} = 70A$ ③
		—	2.93	—		$V_{GE} = 15V, I_{CE} = 120A$ ③
		—	1.51	—		$V_{GE} = 15V, I_{CE} = 25A, T_J = 150^\circ\text{C}$ ③
$V_{GE(th)}$	Gate Threshold Voltage	2.2	—	4.7	V	$V_{CE} = V_{GE}, I_{CE} = 1.0\text{mA}$
$\Delta V_{GE(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-10	—	mV/ $^\circ\text{C}$	
I_{CES}	Collector-to-Emitter Leakage Current	—	1.0	20	μA	$V_{CE} = 360V, V_{GE} = 0V$
		—	35	200		$V_{CE} = 360V, V_{GE} = 0V, T_J = 125^\circ\text{C}$
		—	130	—		$V_{CE} = 360V, V_{GE} = 0V, T_J = 150^\circ\text{C}$
I_{GES}	Gate-to-Emitter Forward Leakage	—	—	100	nA	$V_{GE} = 30V$
	Gate-to-Emitter Reverse Leakage	—	—	-100		$V_{GE} = -30V$
g_{fe}	Forward Transconductance	—	62	—	S	$V_{CE} = 25V, I_{CE} = 25A$
Q_g	Total Gate Charge	—	38	—	nC	$V_{CE} = 200V, I_C = 25A, V_{GE} = 15V$ ③
Q_{gc}	Gate-to-Collector Charge	—	12	—		
$t_{d(on)}$	Turn-On delay time	—	15	—	ns	$I_C = 25A, V_{CC} = 196V$ $R_G = 10\Omega, L = 200\mu H, L_S = 150\text{nH}$ $T_J = 25^\circ\text{C}$
t_r	Rise time	—	21	—		
$t_{d(off)}$	Turn-Off delay time	—	68	—		
t_f	Fall time	—	88	—		
$t_{d(on)}$	Turn-On delay time	—	15	—	ns	$I_C = 25A, V_{CC} = 196V$ $R_G = 10\Omega, L = 200\mu H, L_S = 150\text{nH}$ $T_J = 150^\circ\text{C}$
t_r	Rise time	—	23	—		
$t_{d(off)}$	Turn-Off delay time	—	84	—		
t_f	Fall time	—	191	—		
t_{st}	Shoot Through Blocking Time	100	—	—	ns	$V_{CC} = 240V, V_{GE} = 15V, R_G = 5.1\Omega$
E_{PULSE}	Energy per Pulse	—	854	—	μJ	$L = 220\text{nH}, C = 0.40\mu F, V_{GE} = 15V$ $V_{CC} = 240V, R_G = 5.1\Omega, T_J = 25^\circ\text{C}$
		—	1083	—		$L = 220\text{nH}, C = 0.40\mu F, V_{GE} = 15V$ $V_{CC} = 240V, R_G = 5.1\Omega, T_J = 100^\circ\text{C}$
ESD	Human Body Model	Class 1C (Per JEDEC standard JESD22-A114)				
	Machine Model	Class B (Per EIA/JEDEC standard EIA/JESD22-A115)				
C_{ies}	Input Capacitance	—	1100	—	pF	$V_{GE} = 0V$
C_{oes}	Output Capacitance	—	57	—		$V_{CE} = 30V$
C_{res}	Reverse Transfer Capacitance	—	30	—		$f = 1.0\text{MHz}$
L_C	Internal Collector Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.)
L_E	Internal Emitter Inductance	—	7.5	—		from package and center of die contact

Notes:

- ① Half sine wave with duty cycle ≤ 0.05 , $t_{on} = 2\mu\text{sec}$.
- ② R_q is measured at T_J of approximately 90°C .
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics @ 25°C




Fig 2. Typical Output Characteristics @ 75°C




Fig 3. Typical Output Characteristics @ 125°C




Fig 4. Typical Output Characteristics @ 150°C




Fig 5. Typical Transfer Characteristics




Fig 6. $V_{CE(ON)}$ vs. Gate Voltage




Fig 7. Maximum Collector Current vs. Case Temperature




Fig 8. Typical Repetitive Peak Current vs. Case Temperature




Fig 9. Typical E_{PULSE} vs. Collector Current




Fig 10. Typical E_{PULSE} vs. Collector-to-Supply Voltage




Fig 11. E_{PULSE} vs. Temperature




Fig 12. Forward Bias Safe Operating Area





Fig 13. Typical Capacitance vs. Collector-to-Emitter Voltage

Fig 14. Typical Gate Charge vs. Gate-to-Emitter Voltage




Fig 15. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 16a. t_{st} and E_{PULSE} Test Circuit




Fig 16b. t_{st} Test Waveforms






Fig 16c. E_{PULSE} Test Waveforms



TO-220AB Full-Pak Package Outline

Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	4.57	4.83	.180	.190	5
A1	2.57	2.83	.101	.111	
A2	2.51	2.93	.099	.115	5
b	0.61	0.94	.024	.037	
b1	0.61	0.89	.024	.035	5
b2	0.76	1.27	.030	.050	
b3	0.76	1.22	.030	.048	5
b4	1.02	1.52	.040	.060	
b5	1.02	1.47	.040	.058	5
c	0.33	0.63	.013	.025	
c1	0.33	0.58	.013	.023	5
D	8.66	9.80	.341	.386	
d1	15.80	16.13	.622	.635	4
d2	13.97	14.22	.550	.560	
d3	12.30	12.93	.484	.509	4
E	9.63	10.75	.379	.423	
e	2.54	BSC	.100	BSC	3
L	13.20	13.72	.520	.540	
L1	3.37	3.67	.122	.145	3
n	6.05	6.60	.238	.260	
n'	3.05	3.45	.120	.136	6
pP	2.40	2.50	.094	.098	
u	0.40	0.50	.016	.020	6
v	0.40	0.50	.016	.020	
øf	-	45°	-	45°	

NOTES:

- 1.0 DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2.0 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3.0 LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 4.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTER MOST EXTREMES OF THE PLASTIC BODY.
- 5.0 DIMENSION b1, b3, b5 & c1 APPLY TO BASE METAL ONLY.
- 6.0 STEP OPTIONAL ON PLASTIC BODY DEFINED BY DIMENSIONS u & v.
- 7.0 CONTROLLING DIMENSION : INCHES.


LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE

IGBTs_CoPACK


- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER



TO-220 Full-Pak Part Marking Information

EXAMPLE: THIS IS AN IRF1840G
WITH ASSEMBLY
LOT CODE 3432
ASSEMBLED ON WW 24, 2001
IN THE ASSEMBLY LINE "K"

Note: "P" in assembly line position
indicates "Lead-Free"



TO-220AB Full-Pak package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Data and specifications subject to change without notice.
This product has been designed for the Industrial market.
Qualification Standards can be found on IR's Web site.