| |
|
 |
Xilinx
|
| Part No. |
XC3S50 XC3S1000 XC3S1500
|
| OCR Text |
...tal solutions for distributing, delaying, multiplying, dividing, and phase shifting clock signals.
*
These elements are organized as shown in Figure 1. A ring of IOBs surrounds a regular array of CLBs. The XC3S50 has a single column o... |
| Description |
(XC3S50 - XC3S5000) Spartan-3 FPGA Family
|
| File Size |
1,817.60K /
204 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Xicor
|
| Part No. |
LAPKIT-X88C75-SLIC
|
| OCR Text |
...lling edge of WR starts a timer delaying the internal programming cycle 100s: therefore, each successive write operation must begin within 100s of the last byte written. The waveform on page 4 illustrates the sequence and timing requirement... |
| Description |
Port Expander and E2 Memory
|
| File Size |
295.77K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
DDC
|
| Part No. |
DD-03296
|
| OCR Text |
...esirable to mask this bounce by delaying the output digital transition accordingly. This sampling rate of the device can be varied to allow for debounce of relay/switch inputs. In addition, the triplesampling of a given comparator enables a... |
| Description |
96-Channel Discrete to Digital Interface
|
| File Size |
498.71K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Silicon Laboratories Inc.
|
| Part No. |
AN84
|
| OCR Text |
...re matches this filter delay by delaying the digital samples by the same amount.
1.1. Digital Hybrid Overview
Figure 1 describes the basic architecture of the digital hybrid. It is composed of an 8-tap FIR filter. "b0" through "b7" repr... |
| Description |
DIGITAL HYBRID WITH THE Si305X DAAS
|
| File Size |
685.03K /
26 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
