| |
|
 |
Cypress
|
| Part No. |
CY7C924DX 7C924DX
|
| OCR Text |
...0% supply * 100-pin TQFP * 0.35 CMOS technology The transmit section of the CY7C924DX HOTLink can be configured to accept either 8- or 10-bit data characters on each clock cycle, and stores the parallel data into an internal Transmit FIFO. ... |
| Description |
200-MBaud HOTLink Transceiver
From old datasheet system
|
| File Size |
634.17K /
58 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Linear
|
| Part No. |
LTC1518 LTC1519 15189F
|
| OCR Text |
... levels (VID 300mV) into valid CMOS and TTL output levels. Its high input resistance (22k) allows many receivers to be connected to the same driver. The receiver outputs go into a high impedance state when disabled. The receivers have a fa... |
| Description |
52Mbps Precision Delay RS485 Quad Line Receivers
From old datasheet system
|
| File Size |
254.27K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim
|
| Part No. |
MAX3645
|
| OCR Text |
...L IIL, IIH (Notes 2, 3) PECL or CMOS logic PECL or CMOS logic 0V VDIS VCC VCC 1160 0 -10 RIN VIN-MIN VIN-MAX Single ended; VIN = 200mV Sin...to +5.5V, 125Mbps to 200Mbps Limiting Amplifier with Loss-of-Signal Detector
ELECTRICAL CHARACTERIS... |
| Description |
+2.97V to +5.5V, 125Mbps to 200Mbps Limiting Amplifier with Loss-of-Signal Detector
|
| File Size |
222.57K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
pmc
|
| Part No. |
2000326
|
| OCR Text |
...s monitoring. * Low power 1.8 V CMOS core logic with 3.3 V CMOS/TTL compatible digital inputs and digital outputs. PECL inputs and outputs are 3.3 V compatible. * Industrial temperature range (-40C to +85C). * 520 pin Super BGA package.
... |
| Description |
From old datasheet system
|
| File Size |
104.04K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS558-01
|
| OCR Text |
CMOS TO CMOS CLOCK DIVIDER
Description
The ICS558-01 accepts a high speed input of either PECL or CMOS, integrates a divider of 1, 2, 3, or 4, and provides four CMOS low skew outputs. The chip also has output enables so that one, three, o... |
| Description |
PECL/CMOS to CMOS Clock Divider
|
| File Size |
76.99K /
5 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
