|
|
|
Mosel Vitelic, Corp.
|
Part No. |
V54C316162VC
|
OCR Text |
...ank activate command, a 0 -a 10 defines the row address. during a read or write command, a 0 -a 7 defines the column address. in addition to the column address a 10 is used to invoke auto precharge ba define the bank to be precharged. a 10 ... |
Description |
200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 200/183/166/143 MHz.3伏和2K刷新超高性能100万16 SDRAM组X 512Kbit × 16
|
File Size |
158.79K /
22 Page |
View
it Online |
Download Datasheet |
|
|
|
Etron Technology, Inc
|
Part No. |
EM658160TS-35
|
OCR Text |
...input bank select: bs0 and bs1 defines to which bank the bankactivate, read, write, or bankprecharge command is being applied. a0-a11 input address inputs: a0-a11 are sampled during the bankactivate command (row address a0-a11) and read/w... |
Description |
150 x 32 pixel format, LED Backlight available 4米16的DDR同步DRAM(SDRAM
|
File Size |
160.09K /
26 Page |
View
it Online |
Download Datasheet |
|
|
|
Mosel Vitelic Corp
|
Part No. |
V54C365164VD
|
OCR Text |
... activate command cycle, a0-a11 defines the row address (ra0-ra11) when sampled at the rising clock edge. during a read or write command cycle, a0-an defines the column address (ca0-can) when sampled at the rising clock edge.can depends fro... |
Description |
HIGH PERFORMANCE 225/200/166/143 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16
|
File Size |
619.13K /
56 Page |
View
it Online |
Download Datasheet |
|
|
|
PLX Technology, Inc.
|
Part No. |
PEX8114-BC13BIG
|
OCR Text |
... documents. the following table defines these abbreviations. data assignment conventions abbreviation document pci r3.0 pci local bus specification, revision 3.0 pci expresscard cem r1.0a pci express card electromec hanical (cem) specificat... |
Description |
PCI BUS CONTROLLER, PBGA256 17 X 17 MM , 1 MM PICTH, GREEN, PLASTIC, BGA-256
|
File Size |
2,256.11K /
372 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|