| |
|
 |
Xilinx, Inc.
|
| Part No. |
XCR5128-7TQ128C XCR5128-7TQ128I XCR5128-7VQ100I XCR5128-7VQ100C XCR5128-7PQ160C XCR5128-12PC84I XCR5128-10TQ128I XCR5128-12TQ128C XCR5128-15PC84I XCR5128-10PQ100C
|
| OCR Text |
...gh level block diagram of a 128 macro- cell device implementing the xpla architecture. the xpla architecture consists of logic blocks that are interconnected by a zero-power interconnect array (zia). the zia is a vir- tual crosspoint switch... |
| Description |
128 macrocell CPLD EE PLD, 9.5 ns, PQFP160
128 macrocell CPLD EE PLD, 9.5 ns, PQFP100
128 macrocell CPLD 128个宏单元CPLD
128 macrocell CPLD EE PLD, 12 ns, PQFP128
128 macrocell CPLD EE PLD, 14.5 ns, PQFP128
128 macrocell CPLD EE PLD, 17.5 ns, PQCC84
128 macrocell CPLD EE PLD, 12 ns, PQFP100
|
| File Size |
123.21K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SGS Thomson Microelectronics
|
| Part No. |
AN415
|
| OCR Text |
... of ~5 m s by calling the delai macro (see appendix a). d) enable the spi, specifying sck to the rest clock state (low). e) respecify the sdo output as an alternate function. generation of stop conditions the generation of a stop condition ... |
| Description |
ST9 - USING THE I2C-BUS PROTOCOL
|
| File Size |
215.27K /
34 Page |
View
it Online |
Download Datasheet |
| |
|
|
Lineage Power
|
| Part No. |
M16550
|
| OCR Text |
macro
Data Sheet
Aug. 99 - Ver. 2
Features
Single-chip synchronous UART in a ORCA 2TA or 3T FPGA Functionally based on the National Semiconductor Corporation NS16550 device Designed to be included in high-speed and high-performance ... |
| Description |
Universal Asynchronous Receiver/Transmitter(通用异步接收传送器)
|
| File Size |
125.43K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
ATL35
|
| OCR Text |
...parators, PLLs, and PORs - Soft macro Memory: Gate Array SRAM -- ROM -- DPSRAM -- FIFO - Hard macro Memory: Embedded Array SRAM -- ROM -- DPSRAM -- FIFO -- E2 -- Flash - I/O Interfaces: CMOS, LVTTL, LVDS, PCI, USB; Output Currents up to 20 ... |
| Description |
The ATL35 series ASIC family is fabricated on a 0.35 micron CMOS process with up to four levels of metal. This family features arrays with up to 2.7 million routable gates and 976 pins. The high density and high pin count capabilities of t
|
| File Size |
268.46K /
21 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
