| |
|
 |
FREESCALE[Freescale Semiconductor, Inc]
|
| Part No. |
MPC7447A_06
|
| OCR Text |
... from the instruction stream. - eight-entry link register stack to predict the target address of Branch Conditional to Link Register (bclr) instructions -- Four integer units (IUs) that share 32 GPRs for integer operands - Three identical I... |
| Description |
RISC Microprocessor Hardware Specifications
|
| File Size |
1,013.89K /
56 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MPC750
|
| OCR Text |
... independent on-chip, 32-Kbyte, eight-way set-associative, physically addressed caches for instructions and data and independent instruction and data memory management units (MMUs). Each MMU has a 128-entry, two-way set-associative translat... |
| Description |
MPC750 RISC Microprocessor
|
| File Size |
311.09K /
31 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MPC859TTSD MPC859DSL MPC859P MPC859T MPC859TTS
|
| OCR Text |
...ddress lines Memory controller (eight banks) -- Contains complete dynamic RAM (DRAM) controller -- Each bank can be a chip select or RAS to support a DRAM bank -- Up to 30 wait states programmable per memory bank -- Glueless interface to DR... |
| Description |
PowerQUICC⑩ Family Technical Summary
|
| File Size |
272.11K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
AKM[Asahi Kasei Microsystems]
|
| Part No. |
AK6012A AK6010A
|
| OCR Text |
...ease the bus after transmitting eight bits. During the next clock (ninth clock), the receiver will pull the SDA line to LOW to acknowledge that it received the eight bits of data. The AK6010A/12A will respond with an acknowledge after recog... |
| Description |
I2C bus 32K / 64Kbit Serial CMOS EEPROM
|
| File Size |
158.90K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
AKM[Asahi Kasei Microsystems]
|
| Part No. |
AK6008AF AK6004A AK6004A_02 AK6004AF AK6008A AK6004A02
|
| OCR Text |
...ease the bus after transmitting eight bits. During the next clock (ninth clock), the receiver will pull the SDA line to LOW to acknowledge that it received the eight bits of data. The AK6004A/08A will respond with an acknowledge after recog... |
| Description |
I2C bus 4K / 16Kbit Serial CMOS EEPROM
|
| File Size |
160.20K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
