|
|
|
Siemens Semiconductor G... Infineon SIEMENS[Siemens Semiconductor Group] SIEMENS AG
|
Part No. |
HYM72V4045GU-60 HYM72V4045GU-50 HYM64V4045GU-60 HYM64V4045GU-50 Q67100-Q2187 HYM64V4005GU-50 HYM64V4005GU-60 HYM72V4005GU-50 HYM72V4005GU-60 Q67100-Q2184 Q67100-Q2185 Q67100-Q2186
|
OCR Text |
... + 2 mA) L Output high voltage (lvcmos) Output "level voltage ( IOUT =- 100A) H Output low voltage (lvcmos) Output " level voltage ( IOUT =+100 A) L Input leakage current (0 V < VIN < Vcc, all other pins = 0 V) Output leakage current (DO ... |
Description |
3.3V 4M x 64-Bit EDO-DRAM Module 3.3V 4M x 72-Bit EDO-DRAM Module 4M x 72 Bit ECC DRAM Module unbuffered 4M x 64 Bit DRAM Module unbuffered 3.3V 4M x 64-Bit EDO-DRAM Module 3.3V 4M x 72-Bit EDO-DRAM Module 4M X 72 EDO DRAM MODULE, 60 ns, DMA168 3.3V 4M x 64-Bit EDO-DRAM Module 3.3V 4M x 72-Bit EDO-DRAM Module 4M X 64 EDO DRAM MODULE, 50 ns, DMA168 3.3V 4M x 64-Bit EDO-DRAM Module 3.3V 4M x 72-Bit EDO-DRAM Module 3.3 4米64位江户内.3分72位江户记忆体模组 GIGASTATION2 SNAP FITTINGF CONN, IVORY 4M X 64 EDO DRAM MODULE, 60 ns, DMA168 3.3V 4M x 64-Bit EDO-DRAM Module 3.3V 4M x 72-Bit EDO-DRAM Module 4M X 64 EDO DRAM MODULE, 60 ns, DMA168
|
File Size |
94.87K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
SIEMENS[Siemens Semiconductor Group] Infineon SIEMENS AG
|
Part No. |
HYM72V8010GS-60 HYM72V8010GS-50 HYM72V8000GS-60 HYM72V8000GS-50 Q67100-Q2085 Q67100-Q2086 HYM72V8000GS-50-
|
OCR Text |
...outputs and clock fully LVttl & lvcmos compatible 4 Byte interleave enabled, Dual Address inputs (A0/B0) Buffered inputs excepts RAS and DQ 168 pin, dual read-out, Single in-Line Memory Module Utilizes nine 8M x 8 -DRAMs and four BiCMOS 8-b... |
Description |
8M x 72 Bit ECC FPM DRAM Module buffered 8M x 72-Bit Dynamic RAM Module (ECC - Module) 8M x 72-Bit Dynamic RAM Module 8米72位动态随机存储器模块 8M x 72-Bit Dynamic RAM Module 8M X 72 FAST PAGE DRAM MODULE, 60 ns, DMA168 Connector; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes 8M X 72 FAST PAGE DRAM MODULE, 50 ns, DMA168
|
File Size |
84.49K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
MITSUBISHI[Mitsubishi Electric Semiconductor]
|
Part No. |
MH8V6445BWZJ-6 MH8V6445BWZJ-5
|
OCR Text |
.... . . . . . . . . . . . . . . . lvcmos input level Low operation power dissipation MH8V6445BWZJ -5 . . . . . . . . . . . . . . . . . . 3.75W...ttl load and 100pF,VOH=2.4V(IOH=-2mA) and VOL=0.4V(IOL=-2mA). The reference levels for measuring of ... |
Description |
HYPER PAGE MODE 536870912 - BIT ( 8388608 - WORD BY 64 - BIT ) DYNAMIC RAM
|
File Size |
119.60K /
22 Page |
View
it Online |
Download Datasheet |
|
|
|
Siemens Semiconductor G... SIEMENS[Siemens Semiconductor Group] Infineon SIEMENS AG
|
Part No. |
HYM72V8005GU-60 HYM72V8005GU-50 HYM64V8005GU-60 HYM64V8005GU-50 Q67100-Q2189 HYM64V8045GU-50 HYM64V8045GU-60 HYM72V8045GU-50 HYM72V8045GU-60 Q67100-Q2188
|
OCR Text |
... + 2 mA) L Output high voltage (lvcmos) Output "level voltage ( IOUT =- 100A) H Output low voltage (lvcmos) Output " level voltage ( IOUT =+100 A) L Input leakage current (0 V < VIN < Vcc, all other pins = 0 V) Output leakage current (DO ... |
Description |
3.3V 8M x 64-Bit EDO-DRAM Module 3.3V 8M x 72-Bit EDO-DRAM Module 3.3V 8M x 64-Bit EDO-DRAM Module 3.3V 8M x 72-Bit EDO-DRAM Module 8M X 72 EDO DRAM MODULE, 50 ns, DMA168 3.3V 8M x 64-Bit EDO-DRAM Module 3.3V 8M x 72-Bit EDO-DRAM Module 8M X 72 EDO DRAM MODULE, 60 ns, DMA168 3.3V 8M x 64-Bit EDO-DRAM Module 3.3V 8M x 72-Bit EDO-DRAM Module 8M X 64 EDO DRAM MODULE, 60 ns, DMA168
|
File Size |
89.86K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
ICS
|
Part No. |
ICS1527
|
OCR Text |
...ical 27 ps short term jitter) * lvcmos single-ended clock outputs * 60/110 MHz speed grades available * Uses 3.3 V power supply * 5 Volt tol...ttl (LVttl) inputs and lvcmos outputs, operating at the 3.3 V supply voltage. The LVttl inputs are 5... |
Description |
Video Clock Synthesizer
|
File Size |
535.83K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
quicklogic
|
Part No. |
QL7100 QL7100_DS
|
OCR Text |
...ammable I/O Standards: * LVttl, lvcmos, PCI, GTL+, SSTL2,
PLL
High Speed Logic Cells 248K Gates
Memory - Dual Port RAM PLL
Figure 1:...ttl for 3.3 V applications lvcmos2 input delay: Low Voltage CMOS for 2.5 V and lower applications GT... |
Description |
Combining Performance, Density, and Embedded RAM From old datasheet system
|
File Size |
859.00K /
41 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|