|
|
![](images/bg04.gif) |
ONSEMI[ON Semiconductor]
|
Part No. |
NZF220DFT1 NZF220DFT1G
|
OCR Text |
...* * *
Use multilayer PCBs to minimize power and ground inductance Keep clock circuits away from the I/O connector Ground planes should be used whenever possible minimize the loop area for all high speed signals Provide for adequate power... |
Description |
EMI Filter with ESD Protection
|
File Size |
40.90K /
4 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
MITSUBISHI
|
Part No. |
PM20CNJ060
|
OCR Text |
...ION ; Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler. Connect low impedance capacitor between the ... |
Description |
IPMS Modules: 600V
|
File Size |
95.38K /
7 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
NS
|
Part No. |
DS90LV004
|
OCR Text |
...a paths and flow-through pinout minimize internal device jitter and simplify board layout, while configurable pre-emphasis overcomes ISI jitter effects from lossy backplanes and cables. The differential inputs interface to LVDS, and Bus LVD... |
Description |
Four-Channel LVDS Repeaters with Pre-Emphasis
|
File Size |
514.41K /
7 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|